

## 4G bits DDR3L (1.35V) SDRAM Specification

# A3T4GF30ABF A3T4GF40ABF



**Zentel Electronics Corp.** 

Revision 1.5 May, 2017







#### **Specifications**

- Density: 4G bits
- Organization
- 64M words x 8 bits x 8 banks
- 32M words x 16 bits x 8 banks
- Package
- 78-ball FBGA
- 96-ball FBGA
- Lead-free (RoHS compliant) and Halogen-free
- Power supply: 1.35V (typical)
- VDD, VDDQ = 1.283V to 1.45V
- Backward compatible to  $1.5V \pm 0.075V$
- Data rate
- 1333Mbps/1600Mbps/1866Mbps (max.)
- 1KB page size (x8)
- Row address: A0 to A15
- Column address: A0 to A9
- 2KB page size (x16)
- Row address: A0 to A14
- Column address: A0 to A9
- · Eight internal banks for concurrent operation
- Burst lengths (BL): 8 and 4 with Burst Chop (BC)
- Burst type (BT):
- Sequential (8, 4 with BC)
- Interleave (8, 4 with BC)
- CAS Latency (CL): 5, 6, 7, 8, 9, 10, 11, 12, 13
- CAS Write Latency (CWL): 5, 6, 7, 8, 9
- Precharge: auto precharge option for each burst access
- Driver strength: RZQ/7, RZQ/6 (RZQ = 240Ω)
- · Refresh: auto-refresh, self-refresh
- Average refresh period
- $-7.8\mu s$  at TC ≤ +85°C
- $-3.9 \mu s$  at TC >  $+85 ^{\circ} C$
- Operating case temperature range
- TC = 0°C to +95°C (Commercial grade) \*
- TC = -40°C to +95°C (Industrial grade) \*

Note: Refer to operating temperature condition on page 7 for details

#### **Features**

- The high-speed data transfer is realized by the 8 bits prefetch pipelined architecture
- Double data-rate architecture: two data transfers per clock cycle
- Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the receiver
- DQS is edge-aligned with data for READs; centeraligned with data for WRITEs
- Differential clock inputs (CK and /CK)
- DLL aligns DQ and DQS transitions with CK transitions
- Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- Data mask (DM) for write data
- Posted /CAS by programmable additive latency for better command and data bus efficiency
- On-Die Termination (ODT) for better signal quality
- Synchronous ODT
- Dynamic ODT
- Asynchronous ODT
- Multi Purpose Register (MPR) for pre-defined pattern read out
- ZQ calibration for DQ drive and ODT
- Programmable Partial Array Self-Refresh (PASR)
- RESET pin for Power-up sequence and reset function
- SRT(Self Refresh Temperature) range:
- Normal/extended
- Programmable output driver impedance control
- JEDEC compliant DDR3


Zentel Electronics Corporation reserve the right to change products or specification without notice.



## **Ordering Information**

Part number	Organization (words × bits)	Internal Banks	Speed bin (CL-tRCD-tRP)	Package	Grade
A3T4GF30ABF-HPL	512M × 8	8	DDD2L 4066 (42 42 42)	78-ball FBGA	Commercial
A3T4GF30ABF-HPLI	31∠IVI X O	0	DDR3L-1866 (13-13-13)	70-Dall FBGA	Industrial
A3T4GF30ABF-GML	512M x 8	8	DDD2L 4600 (44 44 44)	78-ball FBGA	Commercial
A3T4GF30ABF-GMLI	S I Z IVI X O	0	DDR3L-1600 (11-11-11)	70-Dall FBGA	Industrial
A3T4GF30ABF-DKL	512M x 8	8	DDD2L 4222 (0.0.0)	78-ball FBGA	Commercial
A3T4GF30ABF-DKLI	S I Z IVI X O	0	DDR3L-1333 (9-9-9)	70-Dall FBGA	Industrial
A3T4GF40ABF-HPL	256M × 16	0	DDD2L 4066 (42 42 42)	96-ball FBGA	Commercial
A3T4GF40ABF-HPLI	2301VI X 10	8	DDR3L-1866 (13-13-13)	90-Dall FBGA	Industrial
A3T4GF40ABF-GML	256M × 16	8	DDD2L 4600 (44 44 44)	96-ball FBGA	Commercial
A3T4GF40ABF-GMLI	2301VI X 10	0	DDR3L-1600 (11-11-11)	90-Dall FBGA	Industrial
A3T4GF40ABF-DKL	256M x 16	8	DDD31 1222 (0.0.0)	96-ball FBGA	Commercial
A3T4GF40ABF-DKLI	ZODIVI X TO	0	DDR3L-1333 (9-9-9)	90-Dall FBGA	Industrial

#### **Part Number**





## **Pin Configuration**

/xxx indicates active low signal

	78-ball, FBGA (x8 organizations)								
	1	2	3	7	8	9			
Α	O vss	VDD	O NC	NU(/TDQS)	O vss	VDD			
В	O vss	VSSQ	O DQ0	DM/TDQS	VSSQ	O VDDQ			
С	VDDQ	O DQ2	DQS	O DQ1	O DQ3	VSSQ			
D	VSSQ	O DQ6	O /DQS	VDD	O vss	VSSQ			
Е	O VREFDQ	VDDQ	O DQ4	O DQ7	O DQ5	VDDQ			
F	O NC	O vss	O /RAS	СК	O vss	O NC			
G	ODT	VDD	O /CAS	)CK	VDD	CKE			
Н	O NC	)cs	/WE	A10(AP)	○ zq	O NC			
J	O vss	O BA0	O BA2	A15	VREFCA	O vss			
K	O VDD	O A3	O A0	A12(/BC)	O BA1	O VDD			
L	O vss	O A5	O A2	O A1	O A4	Vss			
М	O VDD	O A7	O A9	O A11	O A6	O VDD			
N	O vss	/RESET	O A13	O A14	O A8	VSS			

## 96 ball, FBGA (x16 organizations)


	1	2	3	7 8 9
Α	VDDQ	O DQ13	O DQ15	O O O O DQ12 VDDQ VSS
В	VSSQ	VDD	O vss	/DQSU DQ14 VSSQ
С	VDDQ	O DQ11	O DQ9	O O O O DQSU DQ10 VDDQ
D	VSSQ	VDDQ	DMU	O O O O DQ8 VSSQ VDD
E	O vss	VSSQ	O DQ0	DML VSSQ VDDQ
F	VDDQ	O DQ2	DQSL	O O O O DQ1 DQ3 VSSQ
G	VSSQ	DQ2 DQ6	) DQSL	DQ1 DQ3 VSSQ O O O VDD VSS VSSQ
Н	VREFDQ	O VDDQ	O DQ4	O O O O DQ7 DQ5 VDDQ
J	O NC	VSS	/RAS	CK VSS NC
K	ODT	VDD	CAS	CK VDD CKE
L	NC NC	)cs	/WE	A10(AP) ZQ NC
М	Vss	O BA0	O BA2	O O O
N	VDD	O A3	BA2 A0 A2	A12(/BC) BA1 VDD
Р	VSS	O A5		O O O A1 A4 VSS
R	O VDD	O A7	○ A9	O O O O O O O O O O O O O O O O O O O
Т	VSS	/RESET	O A13	O O O O A14 A8 VSS

Pin name	Function	Pin name	Function
A0 to A15 (x8) *3 A0 to A14 (x16) *3	Address inputs A10(AP):Auto precharge A12(/BC):Burst chop	/RESET *3	Active low asynchronous reset
BA0 to BA2 *3	Bank select	VDD	Supply voltage for internal circuit
DQ0 to DQ7 (x8) DQ0 to DQ15 (x16)	Data input/output	VSS	Ground for internal circuit
DQS, /DQS (x8) DQSU, /DQSU, DQSL, /DQSL (x16)	Differential data strobe	VDDQ	Supply voltage for DQ circuit
/CS *3	Chip select	VSSQ	Ground for DQ circuit
/RAS, /CAS, /WE *3	Command input	VREFDQ	Reference voltage for DQ
CKE *3	Clock enable	VREFCA	Reference voltage for CA
CK, /CK	Differential clock input	ZQ	Reference pin for ZQ calibration
TDQS, /TDQS (x8)	Termination data strobe		
DM (x8) DMU, DML (x16)	Write data mask	NC *1	No connection
ODT *3	ODT control	 NU *2	Not Usable

Notes: 1. Not internally connected with die.

<sup>2.</sup> Don't connect. Internally connected

<sup>3.</sup> Input only pins (address, command, CKE, ODT and /RESET) do not supply termination.





## **CONTENTS**

Specifications	2
Features	2
Ordering Information	3
Part Number	3
Pin Configuration	4
Electrical Conditions	
Absolute Maximum Ratings	
Operating Temperature Condition	
Recommended DC Operating Conditions	
AC and DC Logic Input Levels for Single-Ended Signals	
VREF Tolerances	
Input Slew Rate Derating	11
AC and DC Logic Input Levels for Differential Signals	18
AC and DC Output Measurement Levels	22
AC Overshoot/Undershoot Specification	24
Output Driver Impedance	25
On-Die Termination (ODT) Levels and I-V Characteristics	27
ODT Timing Definitions	29
IDD Measurement Conditions	33
Electrical Specifications	44
DC Characteristics	44
Pin Capacitance	45
Standard Speed Bins	46
AC Characteristics	49
Block Diagram	61
Pin Function	62
Command Operation	64
Command Truth Table	64
CKE Truth Table	68
Simplified State Diagram	69
RESET and Initialization Procedure	
Power-Up and Initialization Sequence	
Reset and Initialization with Stable Power	
Programming the Mode Register	
Mode Register Set Command Cycle Time (tMRD)	
MRS Command to Non-MRS Command Delay (tMOD)	
DDR3 SDRAM Mode Register 0 [MR0]	
DDR3 SDRAM Mode Register 1 [MR1]	
DDR3 SDRAM Mode Register 2 [MR2]	
DDR3 SDRAM Mode Register 3 [MR3]	
Burst Length (MR0)	
Burst Type (MR0)	77





## A3T4GF30ABF A3T4GF40ABF

## 4G bits DDR3L Synchronous DRAM

DLL Enable (MR1)	78
DLL-off Mode	78
DLL on/off switching procedure	79
Additive Latency (MR1)	81
Write Leveling (MR1)	82
Extended Temperature Usage (MR2)	85
Multi Purpose Register (MR3)	87
Operation of the DDR3 SDRAM	94
Read Timing Definition	94
Read Operation	99
Write Timing Definition	106
Write Operation	108
Write Timing Violations	114
Write Data Mask	115
Precharge	116
Auto Precharge Operation	117
Auto-Refresh	118
Self-Refresh	119
Power-Down Mode	121
Input Clock Frequency Change during Precharge Power-Down	128
On-Die Termination (ODT)	129
ZQ Calibration	141
Package Drawing	142
78-ball FBGA	142
96-ball FBGA	143
Recommended Soldering Conditions	144



#### **Electrical Conditions**

- All voltages are referenced to VSS (GND)
- Execute power-up and Initialization sequence before proper device operation is achieved.

#### **Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit	Notes
Power supply voltage	VDD	-0.4 to +1.975	V	1, 3
Power supply voltage for output	VDDQ	-0.4 to +1.975	V	1, 3
Input voltage	VIN	-0.4 to +1.975	V	1
Output voltage	VOUT	-0.4 to +1.975	V	1
Reference voltage	VREFCA	-0.4 to 0.6 x VDD	V	3
Reference voltage for DQ	VREFDQ	-0.4 to 0.6 x VDDQ	V	3
Storage temperature	Tstg	-55 to +150	°C	1, 2
Power dissipation	PD	1.0	W	1
Short circuit output current	IOUT	50	mA	1

- Notes: 1. Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
  - Storage temperature is the case surface temperature on the center/top side of the DRAM.
  - 3. VDD and VDDQ must be within 300mV of each other at all times; and VREF must be not greater than 0.6 × VDDQ, When VDD and VDDQ are less than 500mV; VREF may be equal to or less than 300mV.

#### Caution

Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## **Operating Temperature Condition**

Parameter (Grade)	Symbol	Rating	Unit	Notes
Operating case temperature (Commercial)	TC	0 to +95	°C	1, 2, 3
Operating case temperature (Industrial)	TC	-40 to +95	°C	1, 2, 3

- Notes: 1. Operating temperature is the case surface temperature on the center/top side of the DRAM.
  - 2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0°C to +85°C under all operating conditions.
  - 3. Some applications require operation of the DRAM in the Extended Temperature Range between +85°C and +95°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
    - a) Refresh commands must be doubled in frequency, therefore reducing the refresh interval tREFI to 3.9µs. (This double refresh requirement may not apply for some devices.)
    - b) If Self-refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 bit [A6, A7] = [0, 1]) or enable the optional Auto Self-Refresh mode (MR2 bit [A6, A7] = [1, 0]).



#### **Recommended DC Operating Conditions**

Recommended DC operating Conditions - DDR3L (1.35V)

Parameter	Symbol	min.	typ.	max.	Unit	Notes
Supply voltage	VDD	1.283	1.35	1.45	V	1, 2, 3, 4
Supply voltage for DQ	VDDQ	1.283	1.35	1.45	V	1, 2, 3, 4

Notes: 1. Maximum DC value may not be greater than 1.425V. The DC value is the linear average of VDD/VDDQ(t) over a very long period of time (e.g. 1sec.)


- 2. If maximum limit is exceeded, input levels shall be governed by DDR3 specifications
- 3. Under these supply voltages, the device operates to this DDR3L specification
- 4. Once initialized for DDRD3L operation, DDR3 operation may only be used if the device is in reset while
- 5. VDD and VDDQ are changed for DDR3 operation shown as following timing waveform

Recommended DC operating Conditions - DDR3 (1.5V)

Parameter	Symbol	min.	typ.	max.	Unit	Notes
Supply voltage	VDD	1.425	1.5	1.575	V	1, 2, 3
Supply voltage for DQ	VDDQ	1.425	1.5	1.575	V	1, 2, 3

Notes: 1. If minimum limit is exceeded, input levels shall be governed by DDR3L specifications

- Under 1.5V operation, the DDR3L device operates to the DDR3 specification under the same speed timings as defined for this device
- 3. Once initialized for DDR3 operation, DDR3L operation may only be used if the device in reset while VDD and VDDQ are changed for DDR3L operation shown as below



Note: From time point Td until Tk, NOP or DES commands must be applied between MRS and ZQCL commands.



#### AC and DC Logic Input Levels for Single-Ended Signals

#### AC and DC Input Level for Single-Ended Command and Address signals

Symbol	Parameter	DDR3L-1066		DDR3L-1333/1600		DDR3L-1866		Unit	Notes
Symbol	Parameter	min	max	min	max	min	max	Onit	Notes
VIH.CA(DC90)	DC input logic high	VREF + 0.09	VDD	VREF + 0.09	VDD	VREF + 0.09	VDD	V	1
VIL.CA(DC90)	DC input logic low	VSS	VREF - 0.09	VSS	VREF - 0.09	VSS	VREF - 0.09	V	1
VIH.CA(AC160)	AC input logic high	VREF + 0.160	Note 2	VREF + 0.160	Note 2	=	-	V	1, 2, 5
VIL.CA(AC160)	AC input logic low	Note 2	VREF - 0.160	Note 2	VREF - 0.160	-	-	V	1, 2, 5
VIH.CA(AC135)	AC input logic high	VREF + 0.135	Note 2	VREF + 0.135	Note 2	VREF + 0.135	Note 2	V	1, 2, 5
VIL.CA(AC135)	AC input logic low	Note 2	VREF - 0.135	Note 2	VREF - 0.135	Note 2	VREF - 0.135	V	1, 2, 5
VIH.CA(AC125)	AC input logic high	-	-	-	-	VREF + 0.125	Note 2	V	1, 2, 5
VIL.CA(AC125)	AC input logic low	-	=	-	=	Note 2	VREF - 0.125	V	1, 2, 5
	Reference Voltage for ADD, CMD inputs	0.49 * VDD	0.51 * VDD	0.49 * VDD	0.51 * VDD	0.49 * VDD	0.51 * VDD	V	3, 4

Notes: 1. For input only pins except /RESET, VREF = VREFCA (DC).

- 2. See Overshoot and Undershoot Specifications section.
- 3. The AC peak noise on VREF may not allow VREF to deviate from VREFCA (DC) by more than  $\pm 1\%$  VDD (for reference: approx.  $\pm 13.5$  mV).
- 4. For reference: approx.  $VDD/2 \pm 13.5 \text{ mV}$ .
- 5. These levels apply for 1.35Volt operation only. If the device is operated at 1.5V, refer to DDR3 specifications.

#### AC and DC Input Levels for Single-Ended Data Signals

Comb at Barranatan		DDR3L-1066		DDR3L-1333/1600		DDR3L-1866		Unit	Notes
Symbol	Parameter	min	max	min	max	min	max	Unit	notes
VIH.DQ(DC90)	DC input logic high	VREF + 0.09	VDD	VREF + 0.09	VDD	VREF + 0.09	VDD	V	1
VIL.DQ(DC90)	DC input logic low	VSS	VREF - 0.09	VSS	VREF - 0.09	VSS	VREF - 0.09	V	1
VIH.DQ(AC160)	AC input logic high	VREF + 0.160	Note 2	-	-	-	-	V	1, 2, 5
VIL.DQ(AC160)	AC input logic low	Note 2	VREF - 0.160	-	-	-	-	V	1, 2, 5
VIH.DQ(AC135)	AC input logic high	VREF + 0.135	Note 2	VREF + 0.135	Note 2	-	-	V	1, 2, 5
VIL.DQ(AC135)	AC input logic low	Note 2	VREF - 0.135	Note 2	VREF - 0.135	-	-	V	1, 2, 5
VIH.CA(AC130)	AC input logic high	-	-	-	-	VREF + 0.130	Note 2	V	1, 2, 5
VIL.CA(AC130)	AC input logic low	-	-	-	-	Note 2	VREF - 0.130	V	1, 2, 5
IVREED (MIC)	Reference Voltage for DQ, DM inputs	0.49 * VDD	0.51 * VDD	0.49 * VDD	0.51 * VDD	0.49 * VDD	0.51 * VDD	V	3, 4

Notes: 1. For input only pins except /RESET, VREF = VREFDQ (DC).


- 2. See Overshoot and Undershoot Specifications section.
- 3. The AC peak noise on VREF may not allow VREF to deviate from VREFDQ (DC) by more than  $\pm 1\%$  VDD (for reference: approx.  $\pm 13.5$  mV).
- 4. For reference: approx.  $VDD/2 \pm 13.5 \text{ mV}$ .
- 5. These levels apply for 1.35Volt operation only. If the device is operated at 1.5V, refer to DDR3 specifications.



#### **VREF Tolerances**

The dc-tolerance limits and ac-noise limits for the reference voltages VREFCA and VREFDQ are shown in Figure VREF(DC) Tolerance and VREF AC-Noise Limits. It shows a valid reference voltage VREF(t) as a function of time. (VREF stands for VREFCA and VREFDQ likewise).

VREF(DC) is the linear average of VREF(t) over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirements in the table of(Single-Ended AC and DC Input Levels for Command and Address). Furthermore VREF(t) may temporarily deviate from VREF(DC) by no more than +/- 1% VDD.



VREF(DC) Tolerance and VREF AC-Noise Limits

The voltage levels for setup and hold time measurements VIH(AC), VIH(DC), VIL(AC) and VIL(DC) are dependent on VREF.

VREF shall be understood as VREF(DC), as defined in figure above, VREF(DC) Tolerance and VREF AC-Noise Limits.

This clarifies that DC-variations of VREF affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. System timing and voltage budgets need to account for VREF(DC) deviations from the optimum position within the data-eye of the input signals.

This also clarifies that the DRAM setup/hold specification and derating values need to include time and voltage associated with VREF AC-noise. Timing and voltage effects due to ac-noise on VREF up to the specified limit ( $\pm 1\%$  of VDD) are included in DRAM timings and their associated deratings.



#### **Input Slew Rate Derating**

For all input signals the total tIS, tDS (setup time) and tIH, tDH (hold time) required is calculated by adding the data sheet tIS (base), tDS (base) and tIH (base), tDH (base) value to the  $\Delta$ tIS,  $\Delta$ tDS and  $\Delta$ tIH,  $\Delta$ tDH derating value respectively.

Example: tDS (total setup time) = tDS (base) +  $\Delta$ tDS.

Setup (tIS, tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF (DC) and the first crossing of VIH (AC) min. Setup (tIS, tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF (DC) and the first crossing of VIL (AC) max. If the actual signal is always earlier than the nominal slew rate line between shaded 'VREF (DC) to AC region', use nominal slew rate for derating value (See the figure of Slew Rate Definition Nominal).

If the actual signal is later than the nominal slew rate line anywhere between shaded 'VREF (DC) to AC region', the slew rate of a tangent line to the actual signal from the AC level to DC level is used for derating value (see the figure of Slew Rate Definition Tangent).

Hold (tIH, tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL (DC) max. and the first crossing of VREF (DC). Hold (tIH, tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH (DC) min. and the first crossing of VREF (DC). If the actual signal is always later than the nominal slew rate line between shaded 'DC level to VREF (DC) region', use nominal slew rate for derating value (See the figure of Slew Rate Definition Nominal).

If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'DC to VREF (DC) region', the slew rate of a tangent line to the actual signal from the DC level to VREF (DC) level is used for derating value (see the figure of Slew Rate Definition Tangent).

For a valid transition the input signal has to remain above/below VIH/VIL(AC) for some time tVAC (see the table of Required time tVAC above VIH(AC) {below VIL(AC)} for valid transition).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached VIH/IL (AC) at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach VIH/IL (AC).

For slew rates in between the values listed in the tables below, the derating values may obtained by linear interpolation.

These values are typically not subject to production test. They are verified by design and characterization.

#### [Address/Command Setup and Hold Base-Values for 1V/ns]

	DDR3L-1866	DDR3L-1600	DDR3L-1333	DDR3L-1066	Unit	Reference
tIS(base) AC160	-	60	80	140	ps	VIH/VIL(AC)
tIS(base) AC135	65	185	205	290	ps	VIH/VIL(AC)
tIS(base) AC125	150	-	-	-	ps	VIH/VIL(AC)
tIH(base) DC90	110	130	150	210	ps	VIH/VIL(DC)

Notes: 1. AC/DC referenced for 1V/ns Address/Command slew rate and 2V/ns differential CK, /CK slew rate.

- 2. The tIS (base) AC135 specifications are adjusted from the tIS(base) AC160 specification by adding an additional 125ps for DDR3L-1066 or 100ps for DDR3L-1600/1333 of derating to accommodate for the lower alternate threshold of 135mV and another 25ps to account for the earlier reference point [(160mV 135mV) / 1V/ns]
- 3. The tIS (base) AC125 specifications are adjusted from the tIS(base) AC135 specification by adding an additional 75ps for DDR3L-1866 of derating to accommodate for the lower alternate threshold of 135mV and another 1 0 ps to account for the earlier reference point [(135mV 125mV) / 1V/ns]



## Derating values DDR3L-1066/1333/1600 tlS/tlH - AC/DC based

		•	0400 T			ΔtIS, Δ		_						400			
		A	C160 I	hresh	oia -> \	VIH(AC	•	EF(DC <, /CK	•				F(DC)	- 160	mv		
		4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
		∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH
	2.0	80	45	80	45	80	45	88	53	96	61	104	69	112	79	120	95
	1.5	53	30	53	30	53	30	61	38	69	46	77	54	85	64	93	80
CMD/	1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
ADD	0.9	-1	-3	-1	-3	-1	-3	7	5	15	13	23	21	31	31	39	47
Slew	0.8	-3	-8	-3	-8	-3	-8	5	1	13	9	21	17	29	27	37	43
rate V/ns	0.7	-5	-13	-5	-13	-5	-13	3	-5	11	3	19	11	27	21	35	37
V/113	0.6	-8	-20	-8	-20	-8	-20	0	-12	8	-4	16	4	24	14	32	30
	0.5	-20	-30	-20	-30	-20	-30	-12	-22	-4	-14	4	-6	12	4	20	20
	0.4	-40	-45	-40	-45	-40	-45	-32	-37	-24	-29	-16	-21	-8	-11	0	5

## Derating values DDR3L-1066/1333/1600 tlS/tlH - AC/DC based Alternate AC135 Threshold

		Δlterns	ate AC	135 Th		∆tIS, ∆		U					- VRFF	(DC) -	135 m	v	
		1101110	ale Ao	133 111	1631101	u -> VI					lew Ra		- VIVEI	(DO) -	133 111	•	
		4.0	V/ns	3.0	V/ns	2.0			V/ns		V/ns		V/ns	1.2	V/ns	1.0	V/ns
		∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH
	2.0	68	45	68	45	68	45	76	53	84	61	92	69	100	79	108	95
	1.5	45	30	45	30	45	30	53	38	61	46	69	54	77	64	85	80
CMD/	1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
ADD	0.9	2	-3	2	-3	2	-3	10	5	18	13	26	21	34	31	42	47
Slew	8.0	3	-8	3	-8	3	-8	11	1	19	9	27	17	35	27	43	43
rate V/ns	0.7	6	-13	6	-13	6	-13	14	-5	22	3	30	11	38	21	46	37
¥/113	0.6	9	-20	9	-20	9	-20	17	-12	25	-4	33	4	41	14	49	30
	0.5	5	-30	5	-30	5	-30	13	-22	21	-14	29	-6	37	4	45	20
	0.4	-3	-45	-3	-45	-3	-45	6	-37	14	-29	22	-21	30	-11	38	5



## Derating values DDR3L-866 tlS/tlH - AC/DC based Alternate AC125 Threshold

						∆tIS, ∆	tlH de	rating	in [ps]	AC/D0	C base	d					
	1	Alterna	ate AC	135 Th	reshol	d -> VI	H(AC)	= VRE	F(DC)	+ 125 r	nV, VIL	_(AC) =	= VREF	(DC) -	125 m	V	
							CI	<, /CK	Differe	ntial S	lew Ra	ate					
		4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
		∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH
	2.0	63	45	63	45	63	45	71	53	79	61	87	69	95	79	103	95
	1.5	42	30	42	30	42	30	50	38	58	46	66	54	74	64	82	80
CMD/	1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
ADD	0.9	3	-3	3	-3	3	-3	11	5	19	13	27	21	35	31	43	47
Slew	8.0	6	-8	6	-8	6	-8	14	1	22	9	30	17	38	27	46	43
rate V/ns	0.7	10	-13	10	-13	10	-13	18	-5	26	3	34	11	42	21	50	37
V/113	0.6	16	-20	16	-20	16	-20	24	-12	32	4	40	-4	48	14	56	30
	0.5	15	-30	15	-30	15	-30	23	-22	31	-14	39	-6	47	4	55	20
	0.4	13	-45	13	-45	13	-45	21	-37	29	-29	37	-21	45	-11	53	5

## Required time tVAC above VIH(AC) {below VIL(AC)} for valid ADD/CMD transition

	1	DDR3L-106	6/1333/160	0		DDR3	L-1866	
Slew Rate [V/ns]	tVAC @ 16	60 mV [ps]	tVAC @ 1	35 mV [ps]	tVAC @ 1	35 mV [ps]	tVAC @ 1	25 mV [ps]
	min	max	min	max	min	max	min	max
> 2.0	200	-	213	-	200	-	205	-
2.0	200	-	213	-	200	-	205	-
1.5	173	-	190	-	178	-	184	-
1.0	120	-	145	-	133	-	143	-
0.9	102	-	130	-	118	-	129	-
0.8	80	-	111	-	99	-	111	-
0.7	51	-	87	-	75	-	89	-
0.6	13	-	55	-	43	-	59	-
0.5	note	-	10	-	note	-	18	-
< 0.5	note	-	10	-	note	-	18	-

Note: Rising input signal shall become equal to or greater than VIH(AC) level and falling input signal shall become equal to or less than VIL(AC) level.



## **Data Setup and Hold Base-Values**

Symbol	Reference	DDR3L-1866	DDR3L-1600	DDR3L-1333	DDR3L-1066	Units	Notes
tDS(base) AC160	VIH/L(AC) : SR = 1V/ns	-	-	-	40	ps	1
tDS(base) AC135	VIH/L(AC) : SR = 1V/ns	-	25	45	90	ps	1
tDS(base) AC130	VIH/L(AC) : SR = 2V/ns	70	-	-	-	ps	2
tDH(base) DC90	VIH/L(DC) : SR = 2V/ns	75	-	-	-	ps	2
tDH(base) DC90	VIH/L(DC) : SR = 1V/ns	-	55	75	110	ps	1

Notes: 1. AC/DC referenced for 1V/ns DQ-slew rate and 2V/ns DQS slew rate 2. AC/DC referenced for 2V/ns DQ-slew rate and 4V/ns DQS slew rate

#### Derating values for DDR3L-1066 tDS/tDH - AC/DC based

					Δ	∆tDS, ∆	tDH d	erating	in [ps	] AC/D	C base	ed					
		A	C160 T	hresh	old -> \	VIH(AC	•		•		IL(AC)		F(DC)	<b>- 160</b> i	mV		
Ì				1		1		1			Slew F			1		1	
1		4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
	2.0	80	45	80	45	80	45	-	-	-	-	-	-	-	-	-	-
	1.5	53	30	53	30	53	30	61	38	-	-	-	-	-	-	-	-
	1.0	0	0	0	0	0	0	8	8	16	16	-	-	-	-	-	-
DQ Slew	0.9	-	-	-1	-3	-1	-3	7	5	15	13	23	21	-	-	-	-
rate	8.0	-	-	-	-	-3	-8	5	1	13	9	21	17	29	27	-	-
V/ns	0.7	-	-	-	-	-	-	3	-5	11	3	19	11	27	21	35	37
	0.6	-	-	-	-	-	-	-	-	8	-4	16	4	24	14	32	30
	0.5	-	-	-	-	-	-	-	-	-	-	4	-6	12	4	20	20
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	-8	-11	0	5

## Derating values for DDR3L-1066/1333/1600 tDS/tDH (AC135)

					Δ	tDS, Δ	tDH d	erating	in [ps	] AC/D	C base	ed					
		Alterna	te AC	135 Th	reshol	d -> VI						<u> </u>	- VREF	(DC) -	135 m	V	
				,			DQS	S, /DQS	S Diffe	rential	Slew F	Rate		,			
		4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
	2.0	68	45	68	45	68	45	-	-	-	-	-	-	-	-	-	-
	1.5	45	30	45	30	45	30	53	38	-	-	-	-	-	-	-	-
	1.0	0	0	0	0	0	0	8	8	16	16	-	-	-	-	-	-
DQ Slew	0.9	-	-	2	-3	2	-3	10	5	18	13	26	21	-	-	-	-
rate	8.0	-	-	-	-	3	-8	11	1	19	9	27	17	35	27	-	-
V/ns	0.7	-	-	-	-	-	-	14	-5	22	3	30	11	38	21	46	37
	0.6	-	-	-	-	-	-	-	-	25	-4	33	4	41	14	49	30
	0.5	-	-	-	-	-	-	-	-	-	-	29	-6	37	4	45	20
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	30	-11	38	5



## Derating values for DDR3L-1866 tDS/tDH (AC130)


										DC	QS, /[	oqs	Diffe	renti	al Sle	w Ra	ate								
		8.0 \	V/ns	7.0	V/ns	6.0	V/ns	5.0	V/ns		V/ns	3.0		2.0			//ns	1.6 \	//ns	1.4 \	//ns	1.2 \	//ns	1.0 \	//ns
		∆tD S	∆tD H																						
	4.0	33	23	33	23	33	23	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	3.5	28	19	28	19	28	19	28	19	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	3.0	22	15	22	15	22	15	22	15	22	15	-	-	-	-	-	-	-	-	-	-	-	ı	-	-
	2.5	-	-	13	9	13	9	13	9	13	9	13	9	-	-	-	-	-	-	-	-		-	-	-
	2.0	-	-	-	-	0	0	0	0	0	0	0	0	0	0	-	-	-	-	-	1	1	-	-	-
DQ	1.5	-	-	-	-	-	-	-22	-15	-22	-15	-22	-15	-22	-15	-14	-7	-	-	-	-	-	-	-	-
lew ate	1.0	-	-	-	-	-	-	-	-	-65	-45	-65	-45	-65	-45	-57	-37	-49	-29	-	-	-	-	-	-
//ns	0.9	-	-	-	-	-	-	-	-	-	-	-62	-48	-62	-48	-54	-40	-46	-32	-38	-24	-	-	-	-
	8.0	-	-	-	-	-	-	-	-	-	-	-	-	-61	-53	-53	-45	-45	-37	-37	-29	-29	-19	-	-
	0.7	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-49	-50	-41	-42	-33	-34	-25	-24	-17	-8
	0.6	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-37	-49	-29	-41	-21	-31	-13	-15
	0.5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-31	-51	-23	-41	-15	-25
	0.4	I -	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	-	-28	-56	-20	-40

## Required time tVAC above VIH(AC) {below VIL(AC)} fro valid DQ transition


Clave Data IV/a al	DDR3L-10	66 (AC160)		66/1333/1600 (135)	DDR3L-18	66 (AC130)
Slew Rate [V/ns]	tVAC	C [ps]	tVAC	C [ps]	tVAC	[ps]
	min	max	min	max	min	max
> 2.0	165	-	113	-	95	-
2.0	165	-	113	-	95	-
1.5	138	-	90	-	73	-
1.0	85	-	45	-	30	-
0.9	67	-	30	-	16	-
8.0	45	-	11	-	note	-
0.7	16	-	note	-	-	-
0.6	note	-	note	-	-	-
0.5	note	-	note	-	-	-
< 0.5	note	-	note	-	-	-

Note: Rising input signal shall become equal to or greater than VIH(AC) level and falling input signal shall become equal to or less than VIL(AC) level.






Slew Rate Definition Nominal (CK, /CK)




Slew Rate Definition Nominal (DQS, /DQS)





Slew Rate Definition Tangent (CK, /CK)




Slew Rate Definition Tangent (DQS, /DQS)

Setup slew rate	tangent line [VREF (DC) - VIL (AC) max.]	Setup slew rate =	tangent line [VIH (AC) min VREF (DC)]
Falling signal	ΔTFS	Rising signal	ΔTRS
Hold slew rate	tangent line [VREF (DC) - VIL (DC) max.]	Hold slew rate _	tangent line [VIH (DC) min VREF (DC)]
Rising signal	ΔTRH	Falling signal -	ΔTFH



#### AC and DC Logic Input Levels for Differential Signals

#### Differential signal definition



Definition of Differential AC-swing and "time above AC-level" tDVAC

### [Differential AC and DC Input Levels]

Parameter	Symbol	min.	typ.	max.	Unit	Notes
Differential input logic high	VIHdiff	+0.180	_	* <sup>3</sup>	V	1
Differential input logic low	VILdiff	* <sup>3</sup>	_	-0.180	V	1
Differential input high AC	VIHdiff (AC)	2 X (VIH (AC) – VREF)	_	*3	V	2
Differential input low AC	VILdiff (AC)	*3	_	2 X (VIL(AC) – VREF)	V	2

Notes: 1. Used to define a differential signal slew-rate.

- 2. For CK, /CK use VIH/VIL(AC) of address/command and VREFCA; for strobes (DQS, /DQS, DQSL, /DQSL, DQSU, /DQSU) use VIH/VIL(AC) of DQs and VREFDQ; if a reduced AC-high or AC-low level is used for a signal group, then the reduced level applies also here.
- 3. These values are not defined, however the single-ended signals CK, /CK, DQS, /DQS, DQSL, /DQSL, DQSU, /DQSU need to be within the respective limits (VIH(DC) max, VIL(DC)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to Overshoot and Undershoot specifications.



#### [Allowed time before ringback (tDVAC) for CK - /CK and DQS - /DQS]

	DDR3L-1066/1333/1600			DDR3L-1866						
Slew Rate [V/ns]	tDVAC [ps] @ [VIH/Ldiff(AC)] = 320mV		tDVAC [ps] @ [VIH/Ldiff(AC)] = 270mV		tDVAC [ps] @ [VIH/Ldiff(AC)] = 270mV		tDVAC [ps] @ [VIH/Ldiff(AC)] = 250mV		tDVAC [ps] @ [VIH/Ldiff(AC)] = 260mV	
	min	max	min	max	min	max	min	max	min	max
> 4.0	189	-	201	-	163	-	168	-	176	-
4.0	189	-	201	-	163	-	168	-	176	-
3.0	162	-	179	-	140	-	147	-	154	-
2.0	109	-	134	-	95	-	105	-	111	-
1.8	91	-	119	-	80	-	91	-	97	-
1.6	69	-	100	-	62	-	74	-	78	-
1.4	40	-	76	-	37	-	52	-	56	-
1.2	note	-	44	-	5	-	22	-	24	-
1.0	note	-	note	-	note	-	note	-	note	-
< 1.0	note	-	note	-	note	-	note	-	note	-

Note: Rising input differential signal shall become equal to or greater than VIHdiff(AC) level and falling input differential signal shall become equal to or less than VILdiff(AC) level.


#### Single-Ended Requirements for Differential Signals

Each individual component of a differential signal (CK, DQS, DQSL, DQSU, /CK, /DQS, /DQSL or /DQSU) has also to comply with certain requirements for single-ended signals.

CK and /CK have to reach VSEH min. / VSEL max. (approximately equal to the AC-levels (VIH(AC) / VIL(AC)) for Address/command signals) in every half-cycle.

DQS, DQSL, DQSU, /DQSL, /DQSU have to reach VSEH min./VSEL max. (approximately equal to the AClevels (VIH(AC) / VIL(AC)) for DQ signals) in every half-cycle preceding and following a valid transition.

Note that the applicable ac-levels for Address/command and DQ's might be different per speed-bin etc. E.g. if VIH 150 (AC)/VIL 150 (AC) is used for Address/command signals, then these ac-levels apply also for the single ended components of differential CK and /CK.



Single-Ended Requirement for Differential Signals.

Note that while Address/command and DQ signal requirements are with respect to VREF, the single-ended components of differential signals have a requirement with respect to VDD / 2; this is nominally the same. The transition of single-ended signals through the ac-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach VSEL max, VSEH min has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.




#### [Single-ended levels for CK, DQS, DQSL, DQSU, /CK, /DQS, /DQSL or /DQSU]

Parameter	Symbol	min.	typ.	max.	Unit	Notes
Single-ended high level for strobes	-VSEH	(VDD/2) + 0.175	_	*3	V	1, 2
Single-ended high level for CK, /CK	— VSEII	(VDD/2) + 0.175	_	* <sup>3</sup>	V	1, 2
Single-ended low level for strobes	-VSEL	* <sup>3</sup>	_	(VDD/2) - 0.175	V	1, 2
Single-ended low level for CK, /CK	- VSLL	*3	_	(VDD/2) - 0.175	V	1, 2

- Notes: 1. For CK, /CK use VIH/VIL(AC) of ADD/CMD; for strobes (DQS, /DQS, DQSL, /DQSL, DQSU, /DQSU) use VIH/VIL(AC) of DQs.
  - VIH(AC)/VIL(AC) for DQs is based on VREFDQ; VIH(AC)/VIL(AC) for address/command is based on VREFCA; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.
  - 3. These values are not defined, however the single ended components of differential signals CK, /CK, DQS, /DQS, DQSL, /DQSL, DQSU, /DQSU need to be within the respective limits (VIH(DC) max, VIL(DC)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to Overshoot and Undershoot specifications.

#### **Differential Input Cross Point Voltage**

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK, /CK and DQS, /DQS) must meet the requirements in table below. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signal to the midlevel between of VDD and VSS.



VIX Definition

#### [Cross point voltage for differential input signals (CK, DQS)]

Symbol	Parameter	DDR3L-1066	5, 1333, 1600	Unit	Note
Symbol	Faranietei	min	max	Offic	
VIX	Differential input cross point Voltage relative to VDD /2 for CK, /CK	-150	150	mV	1
VIX	Differential input cross point Voltage relative to VDD /2 for DQS, /DQS	-150	150	mV	

Notes: 1. The relation between VIX min./max. and VSEL/VSEH should satisfy following.


 $(VDD/2) + VIX (min) - VSEL \ge 25mV$ VSEH -  $((VDD/2) + VIX (max)) \ge 25mV$ 



## [Differential Input Slew Rate Definition]

	Measured				
Description	From	То	Defined by	Applicable for	Note
Differential input slew rate for rising edge (CK - /CK and DQS - /DQS)	VILdiff (max.)	VIHdiff (min.)	<u>VIHdiff (min.) – VILdiff (max.)</u> ΔTRdiff		
Differential input slew rate for falling edge (CK - /CK and DQS - /DQS)	VIHdiff (min.)	VILdiff (max.)	$\frac{\text{VIHdiff (min.)} - \text{VILdiff (max.)}}{\Delta \text{TFdiff}}$		

Note: The differential signal (i.e. CK, /CK and DQS, /DQS) must be linear between these thresholds.



$$\text{Falling slew} = \frac{\text{VIHdiff (min.)} - \text{VILdiff (max.)}}{\Delta \text{TFdiff}} \\ \text{Rising slew} = \frac{\text{VIHdiff (min.)} - \text{VILdiff (max.)}}{\Delta \text{TRdiff}}$$

Differential Input Slew Rate Definition for DQS, /DQS and CK, /CK



#### **AC and DC Output Measurement Levels**


Parameter	Symbol	Specification	Unit	Notes
DC Output high measurement level (for IV curve linearity)	VOH (DC)	0.8 x VDDQ	V	
DC output middle measurement level (for IV curve linearity)	VOM (DC)	0.5 x VDDQ	V	
DC output low measurement level (for IV curve linearity)	VOL (DC)	0.2 x VDDQ	V	
AC output high measurement level (for output slew rate)	VOH (AC)	VTT + 0.1 x VDDQ	V	1
AC output low measurement level (for output slew rate)	VOL (AC)	VTT - 0.1 x VDDQ	V	1
AC differential output high measurement level (for output slew rate)	VOHdiff (AC)	+0.2 x VDDQ	V	2
AC differential output low measurement level (for output slew rate)	VOLdiff (AC)	-0.2 x VDDQ	V	2

- Notes: 1. The swing of  $\pm 0.1 > \text{VDDQ}$  is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of  $40\Omega$  and an effective test load of  $25\Omega$  to VTT = VDDQ/2 at each of the differential outputs
  - 2. The swing of  $\pm 0.2 \times \text{VDDQ}$  is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of  $40\Omega$  and an effective test load of  $25\Omega$  to VTT = VDDQ/2 at each of the differential outputs.

#### **Output Slew Rate Definitions**

#### [Single-Ended Output Slew Rate Definition]

	Measured		_
Description	From To		Defined by
Output slew rate for rising edge	VOL (AC)	VOH (AC)	VOH (AC) – VOL (AC)
Output siew rate for fishing edge	VOL (//O)	VOIT (710)	ΔTRse
Output slew rate for falling edge	VOH (AC)	VOL (AC)	VOH (AC) - VOL (AC)
Output siew rate for failing edge	V 011 (710)	VOL (/10)	ΔTFse




Output Slew Rate Definition for Single-Ended Signals



#### [Differential Output Slew Rate Definition]

	Measured		
Description	From To		Defined by
Differential output slew rate for	VOLdiff (AC)	VOHdiff (AC)	VOHdiff(AC) – VOLdiff (AC)
rising edge	VOLUM (710)	vorialii (710)	ΔTRdiff
Differential output slew rate for	VOHdiff (AC)	VOLdiff (AC)	VOHdiff (AC) – VOLdiff (AC)
falling edge	voridin (AC)	VOLUM (AC)	$\DeltaTFdiff$



Differential Output Slew Rate Definition for DQS, /DQS and CK, /CK

#### Output Slew Rate (RON = RZQ/7 setting)


Parameter	Symbol	Speed	min.	max.	Unit	Notes
Output slew rate		DDR3L-1866				
(Single-ended)	SRQse	DDR3L-1600	1.75	5	V/ns	1
(Single-ended)		DDR3L-1333				
Output clow roto		DDR3L-1866				
Output slew rate (Differential)	SRQdiff	DDR3L-1600	3.5	12	V/ns	1
		DDR3L-1333				

Remark: SR = slew rate. se = single-ended signals. diff = differential signals. Q = Query output

Note: 1. In two cases, a maximum slew rate of 6V/ns applies for a single DQ signal within a byte lane.

- (a) is defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high to low or low to high) while all remaining DQ signals in the same byte lane are static (i.e. they stay at either high or low).
- (b) is defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high to low or low to high) while all remaining DQ signals in the same byte lane are switching into the opposite direction (i.e. from low to high or high to low respectively). For the remaining DQ signal switching into the opposite direction, the regular maximum limit of 5V/ns applies.

## Reference Load for AC Timing and Output Slew Rate




**Reference Output Load** 



## AC Overshoot/Undershoot Specification

Parameter	Pins	Specification
Maximum peak amplitude allowed for overshoot		0.4V
Maximum peak amplitude allowed for undershoot		0.4V
Maximum overshoot area above VDD		
DDR3L-1866	Command, Address	0.28V-ns
DDR3L-1600	CKE, ODT	0.33V-ns
DDR3L-1333	CRE, ODT	0.40V-ns
Maximum undershoot area below VSS		-
DDR3L-1866		0.28V-ns
DDR3L-1600		0.33V-ns
DDR3L-1333		0.4V-ns
Maximum peak amplitude allowed for overshoot		0.4V
Maximum peak amplitude allowed for undershoot		0.4V
Maximum overshoot area above VDD		-
DDR3L-1866		0.11V-ns
DDR3L-1600	CK, /CK	0.13V-ns
DDR3L-1333	Cit, /Cit	0.15V-ns
Maximum undershoot area below VSS		-
DDR3L-1866		0.11V-ns
DDR3L-1600		0.13V-ns
DDR3L-1333		0.15V-ns
Maximum peak amplitude allowed for overshoot		0.4V
Maximum peak amplitude allowed for undershoot		0.4V
Maximum overshoot area above VDDQ		
DDR3L-1866		0.11V-ns
DDR3L-1600	DQ, DQS, /DQS, DM	0.13V-ns
DDR3L-1333		0.15V-ns
Maximum undershoot area below VSSQ		
DDR3L-1866		0.11V-ns
DDR3L-1600		0.13V-ns
DDR3L-1333		0.15V-ns



Time (ns)

Overshoot/Undershoot Definition



#### **Output Driver Impedance**

RON will be achieved by the DDR3 SDRAM after proper I/O calibration. Tolerance and linearity requirements are referred to the Output Driver DC Electrical Characteristics table.


A functional representation of the output buffer is shown in the figure Output Driver: Definition of Voltages and Currents.

RON is defined by the value of the external reference resistor RZQ as follows:

- RON40 = RZQ/6
- RON34 = RZQ/7

The individual pull-up and pull-down resistors (RONPu and RONPd) are defined as follows:

Parameter	Symbol	Definition	Conditions
Output driver pull-up impedance	RONPu	<u>VDDQ – VOUT</u>  IOUT	RONPd is turned off
Output driver pull-down impedance	RONPd	<u>VOUT</u>  IOUT	RONPu is turned off



**Output Driver: Definition of Voltages and Currents** 



#### **Output Driver DC Electrical Characteristics**

#### (RZQ = 240 $\Omega$ , entire operating temperature range; after proper ZQ calibration)

RONno	m Resistor	VOUT	min.	nom.	max.	Unit	Notes
		VOL (DC) = 0.2 × VDDQ	0.6	1.0	1.15		
$40\Omega$	RON40Pd	$VOM (DC) = 0.5 \times VDDQ$	0.9	1.0	1.15	RZQ/6	1, 2, 3
		VOH (DC) = $0.8 \times VDDQ$	0.9	1.0	1.45		
		VOL (DC) = 0.2 × VDDQ	0.9	1.0	1.45		
	RON40Pu	$VOM (DC) = 0.5 \times VDDQ$	0.9	1.0	1.15	RZQ/6	1, 2, 3
		VOH (DC) = $0.8 \times VDDQ$	0.6	1.0	1.15		
		$VOL (DC) = 0.2 \times VDDQ$	0.6	1.0	1.15		
$34\Omega$	RON34Pd	$VOM (DC) = 0.5 \times VDDQ$	0.9	1.0	1.15	RZQ/7	1, 2, 3
		VOH (DC) = $0.8 \times VDDQ$	0.9	1.0	1.45		
		VOL (DC) = 0.2 × VDDQ	0.9	1.0	1.45		
	RON34Pu	$VOM (DC) = 0.5 \times VDDQ$	0.9	1.0	1.15	RZQ/7	1, 2, 3
		VOH (DC) = $0.8 \times VDDQ$	0.6	1.0	1.15		
Mismate	ch between pull-up and pull down, MMPuPd	$VOM (DC) = 0.5 \times VDDQ$	-10		10	%	1, 2, 4

Notes: 1. The tolerance limits are specified after calibration with stable voltage and temperature.

For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.

- 2. The tolerance limits are specified under the condition that VDDQ = VDD and that VSSQ = VSS.
- 3. Pull-down and pull-up output driver impedances are recommended to be calibrated at  $0.5 \times VDDQ$ . Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at  $0.2 \times VDDQ$  and  $0.8 \times VDDQ$ .
- 4. Measurement definition for mismatch between pull-up and pull-down, MMPuPd: Measure RONPu and RONPd, both at 0.5 × VDDQ:

$$MMPuPd = \frac{RONPu - RONPd}{RONnom} \times 100$$

## **Output Driver Temperature and Voltage Sensitivity**

If temperature and/or voltage change after calibration, the tolerance limits widen according to the table Output Driver Sensitivity Definition and Output Driver Voltage and Temperature Sensitivity.

 $\Delta T = T - T$  (@calibration);  $\Delta V = VDDQ - VDDQ$  (@calibration); VDD = VDDQ

Note: dRONdT and dRONdV are not subject to production test but are verified by design and characterization.

#### [Output Driver Sensitivity Definition]

	min	max	unit
RONPu@VOH(DC)	$0.6$ - dRONdTH $\sim  \Delta T $ - dRONdVH $\sim  \Delta V $	1.1 + dRONdTH $\times$ $ \Delta T $ + dRONdVH $\times$ $ \Delta V $	RZQ/7
RON@ VOM (DC)	$0.9-~dRONdTM >  \Delta T -dRONdVM >  \Delta V $	1.1 + dRONdTM $\times  \Delta T $ + dRONdVM $\times  \Delta V $	RZQ/7
RONPd@VOL (DC)	$0.6$ – dRONdTL $\times$ $ \Delta T $ – dRONdVL $\times$ $ \Delta V $	1.1 + dRONdTL $\times$ $ \Delta T $ + dRONdVL $\times$ $ \Delta V $	RZQ/7

## [Output Driver Voltage and Temperature Sensitivity]

		DDR3L-1866, 1600	DDR3L-1333		
	min.	max.	max.	Unit	
dRONdTM	0	1.5	1.5	%/°C	
dRONdVM	0	0.13	0.15	%/mV	,
dRONdTL	0	1.5	1.5	%/°C	,
dRONdVL	0	0.13	0.15	%/mV	
dRONdTH	0	1.5	1.5	%/°C	
dRONdVH	0	0.13	0.15	%/mV	



#### On-Die Termination (ODT) Levels and I-V Characteristics


On-Die Termination effective resistance RTT is defined by bits A9, A6 and A2 of the MR1 Register.

ODT is applied to the DQ, DM, DQS, /DQS and TDQS, /TDQS (x8 devices only) pins.

A functional representation of the on-die termination is shown in the figure On-Die Termination: Definition of Voltages and Currents.

The individual pull-up and pull-down resistors (RTTPu and RTTPd) are defined as follows:

Parameter	Symbol	Definition	Conditions
ODT pull-up resistance	RTTPu	<u>VDDQ – VOUT</u>  IOUT	RTTPd is turned off
ODT pull-down resistance	RTTPd	<u>VOUT</u>  IOUT	RTTPu is turned off



On-Die Termination: Definition of Voltages and Currents

The value of the termination resistor can be set via MRS command to RTT60 = RZQ/4 (nom) or RTT120 = RZQ/2 (nom).

RTT60 or RTT120 will be achieved by the DDR3 SDRAM after proper I/O calibration has been performed. Tolerances requirements are referred to the ODT DC Electrical Characteristics table.

#### **Measurement Definition for RTT**

Apply VIH (AC) to pin under test and measure current I(VIH(AC)), then apply VIL(AC) to pin under test and measure current I(VIL(AC)) respectively.

$$RTT = \frac{VIH(AC) - VIL(AC)}{I(VIH(AC)) - I(VIL(AC))}$$

#### Measurement Definition for $\Delta$ VM

Measure voltage (VM) at test pin (midpoint) with no load.

$$\Delta VM = \left(\frac{2 \times VM}{VDDQ} - 1\right) \times 100$$



#### **ODT DC Electrical Characteristics**

#### (RZQ = 240 $\Omega$ , entire operating temperature range; after proper ZQ calibration)

MR1								
[A9, A6, A2]	RTT	Resistor	VOUT	min.	nom.	max.	Unit	Notes
			VOL (DC) 0.2 x VDDQ	0.6	1.0	1.15		
[0, 1, 0]	120	RTT120Pd240	0.5 x VDDQ	0.9	1.0	1.15	RZQ	1, 2, 3, 4
			VOH (DC) 0.8 x VDDQ	0.9	1.0	1.45		
		RTT120Pu240	VOL (DC) 0.2 x VDDQ	0.9 0.9	1.0 1.0	1.45	D70	1 2 2 4
		R11120Pu240	0.5 x VDDQ VOH (DC) 0.8 x VDDQ	0.9	1.0	1.15 1.15	RZQ	1, 2, 3, 4
		RTT120	VIL (AC) to VIH (AC)	0.0	1.0	1.65	RZQ/2	1, 2, 5
		KTTTZU	VOL (DC) 0.2 x VDDQ	0.6	1.0	1.15	I\ZQ/Z	1, 2, 3
[0, 0, 1]	60	RTT60Pd120	0.5 x VDDQ	0.9	1.0	1.15	RZQ/2	1, 2, 3, 4
[0, 0, 1]	00	1111001 4120	VOH (DC) 0.8 x VDDQ	0.9	1.0	1.45	1120/2	1, 2, 0, 4
			VOL (DC) 0.2 x VDDQ	0.9	1.0	1.45		
		RTT60Pu120	0.5 x VDDQ	0.9	1.0	1.45	RZQ/2	1 2 2 4
		RITOUPUIZU					KZQ/Z	1, 2, 3, 4
		DTTOO	VOH (DC) 0.8 x VDDQ	0.6	1.0	1.15	D70/4	4.0.5
		RTT60	VIL (AC) to VIH (AC)	0.9	1.0	1.65	RZQ/4	1, 2, 5
			VOL (DC) 0.2 x VDDQ	0.6	1.0	1.15		
[0, 1.1]	40	RTT40Pd80	0.5 x VDDQ	0.9	1.0	1.15	RZQ/3	1, 2, 3, 4
			VOH (DC) 0.8 x VDDQ	0.9	1.0	1.45		
			VOL (DC) 0.2 x VDDQ	0.9	1.0	1.45		
		RTT40Pu80	0.5 x VDDQ	0.9	1.0	1.15	RZQ/3	1, 2, 3, 4
			VOH (DC) 0.8 x VDDQ	0.6	1.0	1.15		
		RTT40	VIL (AC) to VIH (AC)	0.9	1.0	1.65	RZQ/6	1, 2, 5
			VOL (DC) 0.2 x VDDQ	0.6	1.0	1.15		
[1, 0, 1]	30	RTT30Pd60	0.5 x VDDQ	0.9	1.0	1.15	RZQ/4	1, 2, 3, 4
			VOH (DC) 0.8 x VDDQ	0.9	1.0	1.45		
			VOL (DC) 0.2 x VDDQ	0.9	1.0	1.45		
		RTT30Pu60	0.5 x VDDQ	0.9	1.0	1.15	RZQ/4	1, 2, 3, 4
			VOH (DC) 0.8 x VDDQ	0.6	1.0	1.15		
		RTT30	VIL (AC) to VIH (AC)	0.9	1.0	1.65	RZQ/8	1, 2, 5
			VOL (DC) 0.2 x VDDQ	0.6	1.0	1.15		
[1, 0, 0] 20	20	RTT20Pd40	0.5 x VDDQ	0.9	1.0	1.15	RZQ/6	1, 2, 3, 4
		VOH (DC) 0.8 x VDDQ	0.9	1.0	1.45		., _, -,	
			VOL (DC) 0.2 x VDDQ	0.9	1.0	1.45		
		RTT20Pu40	0.5 x VDDQ	0.9	1.0	1.45	RZQ/6	1, 2, 3, 4
		1111201 070	VOH (DC) 0.8 x VDDQ	0.6	1.0	1.15	1120/0	1, 2, 0, 4
		DTT20					D70/40	1 2 5
Davidation (C)	./	RTT20	VIL (AC) to VIH (AC)	0.9	1.0	1.65	RZQ/12	
Deviation of '	v IVI W.r.	t. VDDQ/2, VM		-5		5	%	1, 2, 5, 6

Notes: 1. The tolerance limits are specified after calibration with stable voltage and temperature.

For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.

- 2. The tolerance limits are specified under the condition that VDDQ = VDD and that VSSQ = VSS.
- 3. Pull-down and pull-up ODT resistors are recommended to be calibrated at 0.5 x VDDQ. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at 0.2 x VDDQ and 0.8 x VDDQ.
- 4. Not a specification requirement, but a design guide line.
- 5. Measurement Definition for RTT:

Apply VIH (AC) to pin under test and measure current I(VIH(AC)), then apply VIL(AC) to pin under test and measure current I(VIL(AC)) respectively.

$$\mathsf{RTT} = \frac{\mathsf{VIH}(\mathsf{AC}) - \mathsf{VIL}(\mathsf{AC})}{\mathsf{I}(\mathsf{VIH}(\mathsf{AC})) - \mathsf{I}(\mathsf{VIL}(\mathsf{AC}))}$$



Measurement Definition for VM and ΔVM:
 Measure voltage (VM) at test pin (midpoint) with no load:

$$\Delta VM = \left(\frac{2 \times VM}{VDDQ} - 1\right) \times 100$$

#### **ODT Temperature and Voltage Sensitivity**

If temperature and/or voltage change after calibration, the tolerance limits widen according to the table ODT Sensitivity Definition and ODT Voltage and Temperature Sensitivity.

 $\Delta T = T - T$  (@calibration);  $\Delta V = VDDQ - VDDQ$  (@calibration); VDD = VDDQ

Note: dRTTdT and dRTTdV are not subject to production test but are verified by design and characterization.


#### [ODT Sensitivity Definition]

	min.	max.	Unit
RTT	0.9 - dRTTdT $\times$ $ \Delta T $ - dRTTdV $\times$ $ \Delta V $	$1.6 + dRTTdT \times  \Delta T  + dRTTdV \times  \Delta T $	AV  RZQ/2, 4, 6, 8, 12
[ODT Vol	tage and Temperature Sensitivity]		
	min.	max.	Unit
dRTTdT	0	1.5	%/°C
dRTTdV	0	0.15	%/mV

## **ODT Timing Definitions**

#### **Test Load for ODT Timings**

Different than for timing measurements, the reference load for ODT timings are defined in ODT Timing Reference Load.



**ODT Timing Reference Load** 



## **ODT Timing Definitions**


Definitions for tAON, tAONPD, tAOF, tAOFPD and tADC are provided in the following table and subsequent figures.

Symbol	Begin Point Definition	End Point Definition	Figure
tAON	Rising edge of CK - /CK defined by the end point of ODTLon	Extrapolated point at VSSQ	Figure a)
tAONPD	Rising edge of CK - /CK with ODT begin first registered high	Extrapolated point at VSSQ	Figure b)
tAOF	Rising edge of CK - /CK defined by the end point of ODTLoff	End point: Extrapolated point at VRTT_Nom	Figure c)
tAOFPD	Rising edge of CK - /CK with ODT begin first registered low	End point: Extrapolated point at VRTT_Nom	Figure d)
tADC	Rising edge of CK - /CK defined by the end point of ODTLcnw, ODTLcwn4 or ODTLcwn8	End point: Extrapolated point at VRTT_WR and VRTT_Nom respectively	Figure e)


## **Reference Settings for ODT Timing Measurements**

Measurement reference settings are provided in the following Table.


Measured Parameter	RTT_Nom Setting	RTT_WR Setting	VSW1 [V]	VSW2 [V]	Note
tAON	RZQ/4	N/A	0.05	0.10	
	RZQ/12	N/A	0.10	0.20	
tAONPD	RZQ/4	N/A	0.05	0.10	
	RZQ/12	N/A	0.10	0.20	
tAOF	RZQ/4	N/A	0.05	0.10	
	RZQ/12	N/A	0.10	0.20	
tAOFPD	RZQ/4	N/A	0.05	0.10	
	RZQ/12	N/A	0.10	0.20	
tADC	RZQ/12	RZQ/2	0.20	0.25	









#### b) Definition of tAONPD











#### **IDD Measurement Conditions**

In this chapter, IDD and IDDQ measurement conditions such as test load and patterns are defined.

The figure Measurement Setup and Test Load for IDD and IDDQ Measurements shows the setup and test load for IDD and IDDQ measurements.

- IDD currents (such as IDD0, IDD1, IDD2N, IDD2NT, IDD2P0, IDD2P1, IDD2Q, IDD3N, IDD3P, IDD4R, IDD4W, IDD5B, IDD6, IDD6ET, IDD6TC and IDD7) are measured as time-averaged currents with all VDD balls of the DDR3 SDRAM under test tied together. Any IDDQ current is not included in IDD currents.
- IDDQ currents (such as IDDQ2NT and IDDQ4R) are measured as time-averaged currents with all VDDQ balls of the DDR3 SDRAM under test tied together. Any IDD current is not included in IDDQ currents.

  Note: IDDQ values cannot be directly used to calculate I/O power of the DDR3 SDRAM. They can be used to support correlation of simulated I/O power to actual I/O power as outlined in figure Correlation from Simulated Channel I/O Power to Actual Channel I/O Power Supported by IDDQ Measurement.

For IDD and IDDQ measurements, the following definitions apply:

- L and 0: VIN ≤ VIL (AC)(max)
- H and 1: VIN ≥ VIH (AC)(min)
- MID-LEVEL: defined as inputs are VREF = VDD / 2
- FLOATING: don't care or floating around VREF
- Timings used for IDD and IDDQ measurement-loop patterns are provided in Timings used for IDD and IDDQ Measurement-Loop Patterns table.
- Basic IDD and IDDQ measurement conditions are described in Basic IDD and IDDQ Measurement Conditions table.
- Detailed IDD and IDDQ measurement-loop patterns are described in IDD0 Measurement-Loop Pattern table through IDD7 Measurement-Loop Pattern table.
- IDD Measurements are done after properly initializing the DDR3 SDRAM. This includes but is not limited to setting.
   RON = RZQ/7 (34 Ω in MR1);

Qoff = 0B (Output Buffer enabled in MR1);

RTT\_Nom = RZQ/6 (40  $\Omega$  in MR1);


RTT\_WR = RZQ/2 (120  $\Omega$  in MR2)

TDQS Feature disabled in MR1


- Define D = {/CS, /RAS, /CAS, /WE} : = {H, L, L, L}
- Define /D = {/CS, /RAS, /CAS, /WE} : = {H, H, H, H}

Note: The IDD and IDDQ measurement-loop patterns need to be executed at least one time before actual IDD or IDDQ measurement is started.





Measurement Setup and Test Load for IDD and IDDQ Measurements



Correlation from Simulated Channel I/O Power to Actual Channel I/O Power Supported by IDDQ Measurement.

## A3T4GF30ABF A3T4GF40ABF

4G bits DDR3L Synchronous DRAM

## Timings used for IDD and IDDQ Measurement-Loop Patterns

	DDR3L-1866	DDR3L-1600	DDR3L-1333	DDR3L-1066	
Parameter	13-13-13	11-11-11	9-9-9	7-7-7	Unit
CL	13	11	9	7	nCK
tCK (min.)	1.07	1.25	1.5	1.875	ns
nRCD (min.)	13	11	9	7	nCK
nRC (min.)	45	39	33	27	nCK
nRAS (min.)	32	28	24	20	nCK
nRP (min.)	13	11	9	7	nCK
nFAW (x8)	26	24	20	20	nCK
nFAW (x16)	33	32	30	27	nCK
nRRD (x8)	5	5	4	4	nCK
nRRD (x16)	6	6	5	6	nCK
nRFC	243	208	174	139	nCK



## A3T4GF30ABF A3T4GF40ABF

4G bits DDR3L Synchronous DRAM

## **Basic IDD and IDDQ Measurement Conditions**

Parameter	Symbol	Description
Operating one bank active precharge	IDD0	CKE: H; External clock: on; tCK, nRC, nRAS, CL: see Timings used for IDD and IDDQ Measurement-Loop Patterns table; BL: 8*1; AL: 0; /CS: H between ACT and PRE; Command, address, bank address inputs: partially toggling according to IDD0 Measurement-Loop Pattern table; Data I/O: FLOATING; DM: stable at 0;
current	-	Bank activity: cycling with one bank active at a time: 0,0,1,1,2,2, (see IDD0 Measurement-Loop Pattern table); Output buffer and RTT: enabled in MR* <sup>2</sup> ; ODT signal: stable at 0; Pattern details: see IDD0 Measurement-Loop Pattern table
Operating one bank active-read-precharge	IDD1	CKE: H; External clock: On; tCK, nRC, nRAS, nRCD, CL: see Timings used for IDD and IDDQ Measurement-Loop Patterns table; BL: 8* <sup>1, 6</sup> ; AL: 0; /CS: H between ACT, READ and PRE; Command, address, bank address inputs, data I/O: partially toggling according to IDD1 Measurement-Loop Pattern table;
current		DM: stable at 0; Bank activity: cycling with one bank active at a time: 0,0,1,1,2,2, (see IDD1 Measurement-Loop Pattern table); Output buffer and RTT: enabled in MR* <sup>2</sup> ; ODT Signal: stable at 0; Pattern details: see IDD1 Measurement-Loop Pattern table
Precharge standby current	IDD2N	CKE: H; External clock: on; tCK, CL: see Timings used for IDD and IDDQ Measurement-Loop patterns table BL: 8*1; AL: 0; /CS: stable at 1; Command, address, bank address Inputs: partially toggling according to IDD2N and IDD3N Measurement-Loop Pattern table; data I/O: FLOATING; DM: stable at 0; bank activity: all banks closed; output buffer and RTT: enabled in mode registers*2; ODT signal: stable at 0;
		pattern details: see IDD2N and IDD3N Measurement-Loop Pattern table  CKE: H; External clock: on; tCK, CL: see Timings used for IDD and IDDQ Measurement- Loop Patterns table; BL: 8*1; AL: 0; /CS: stable at 1;
Precharge standby ODT current	IDD2NT	Command, address, bank address Inputs: partially toggling according to IDD2NT and IDDQ2NT Measurement-Loop Pattern table; data I/O: FLOATING; DM: stable
CDT CUITOIN		at 0; bank activity: all banks closed; output buffer and RTT: enabled in MR* <sup>2</sup> ; ODT signal: toggling according to IDD2NT and IDDQ2NT Measurement-Loop pattern table; pattern details: see IDD2NT and IDDQ2NT Measurement-Loop Pattern table
Precharge standby ODT IDDQ current	IDDQ2NT	Same definition like for IDD2NT, however measuring IDDQ current instead of IDD current
Precharge power-down current slow exit	IDD2P0	CKE: L; External clock: on; tCK, CL: see Timings used for IDD and IDDQ Measurement- Loop Patterns table; BL: 8*; AL: 0; /CS: stable at 1; Command, address, bank address inputs: stable at 0; data I/O: FLOATING; DM: stable at 0; bank activity: all banks closed; output buffer and RTT: EMR * <sup>2</sup> ; ODT signal: stable at 0; precharge power down mode: slow exit* <sup>3</sup>
Precharge power-down current fast exit	IDD2P1	CKE: L; External clock: on; tCK, CL: see Timings used for IDD and IDDQ Measurement- Loop Patterns table; BL: 8*1; AL: 0; /CS: stable at 1; Command, address, bank address Inputs: stable at 0; data I/O: FLOATING; DM:stable at 0; bank activity: all banks closed; output buffer and RTT: enabled in MR*2; ODT signal: stable at 0; precharge power down mode: fast exit*3
Precharge quiet standby current	IDD2Q	CKE: H; External clock: On; tCK, CL: see Timings used for IDD and IDDQ Measurement- Loop Patterns table; BL: 8*1; AL: 0; /CS: stable at 1; Command, address, bank address Inputs: stable at 0; data I/O: FLOATING; DM: stable at 0;bank activity: all banks closed; output buffer and RTT: enabled in MR*2; ODT signal: stable at 0
Active standby current	IDD3N	CKE: H; External clock: on; tCK, CL: see Table Timings used for IDD and IDDQ  Measurement-Loop Patterns table; BL: 8*1; AL: 0; /CS: stable at 1;  Command, address, bank address Inputs: partially toggling according to IDD2N and IDD3N Measurement-Loop Pattern; data I/O: FLOATING; DM: stable at 0;  bank activity: all banks open; output buffer and RTT: enabled in MR*2;  ODT signal: stable at 0; pattern details: see IDD2N and IDD3N  Measurement-Loop Pattern table
Active power-down current	IDD3P	CKE: L; External clock: on; tCK, CL: see Table Timings used for IDD and IDDQ  Measurement-Loop Patterns table; BL: 8*1; AL: 0; /CS: stable at 1;  Command, address, bank address inputs: stable at 0; data I/O: FLOATING; DM:stable at 0; bank activity: all banks open; output buffer and RTT:  enabled in MR*2; ODT signal: stable at 0



4G bits DDR3L Synchronous DRAM

Parameter	Symbol	Description
		CKE: H; External clock: on; tCK, CL: see Timings used for IDD and IDDQ Measurement-Loop Patterns table; BL: 8*1, 6; AL: 0; /CS: H between READ; Command, address, bank address Inputs: partially toggling according to IDD4R and IDDQ4R Measurement-Loop Pattern table; data I/O: seamless read
Operating burst read current	IDD4R	data burst with different data between one burst and the next one according to IDD4R and IDDQ4R Measurement-Loop Pattern table; DM: stable at 0;
		bank activity: all banks open, READ commands cycling through banks: 0,0,1,1,2,2, (see IDD4R and IDDQ4R Measurement-Loop Pattern table); Output buffer and RTT: enabled in MR* <sup>2</sup> ; ODT signal: stable at 0; pattern details: see IDD4R and IDDQ4R Measurement-Loop Pattern table
Operating burst read IDDQ current	IDDQ4R	Same definition like for IDD4R, however measuring IDDQ current instead of IDD current
		CKE: H; External clock: on; tCK, CL: see Timings used for IDD and IDDQ Measurement-
		Loop Patterns table; BL: $8^{+1}$ ; AL: 0; /CS: H between WR; command, address, bank address inputs: partially toggling according to IDD4W
Operating burst write		Measurement-Loop Pattern table; data I/O: seamless write data burst with
current	IDD4W	different data between one burst and the next one according to IDD4W Measurement-Loop Pattern table; DM: stable at 0; bank activity: all banks open,
		WR commands cycling through banks: 0,0,1,1,2,2, (see IDD4W Measurement-Loop
		Pattern table); Output buffer and RTT: enabled in MR*2; ODT signal: stable
		at H; pattern details: see IDD4W Measurement-Loop Pattern table
		CKE: H; External clock: on; tCK, CL, nRFC: see Timings used for IDD and IDDQ  Measurement-Loop Patterns table; BL: 8*1; AL: 0; /CS: H between REF;  Command, address, bank address Inputs: partially toggling according to IDD5B
Burst refresh current	IDD5B	Measurement-Loop Pattern table; data I/O: FLOATING; DM: stable at 0; bank activity: REF command every nRFC (IDD5B Measurement-Loop Pattern); output
		buffer and RTT: enabled in MR* <sup>2</sup> ; ODT signal: stable at 0; pattern
		details: see IDD5B Measurement-Loop Pattern table
		TC: 0 to 85°C; ASR: disabled* <sup>4</sup> ; SRT:
		Normal* <sup>5</sup> ; CKE: L; External clock: off; CK and /CK: L; CL: see Timings used for
Self-refresh current:	IDD6	IDD and IDDQ Measurement-Loop Patterns table; BL: 8*1;
normal temperature range	וטטט	AL: 0; /CS, command, address, bank address, data I/O: FLOATING; DM: stable
range		at 0; bank activity: Self-refresh operation; output buffer and RTT: enabled in MR*2; ODT signal: FLOATING
Self-refresh current: extended temperature	IDD6E	TC: 0 to 95°C; ASR: Disabled* <sup>4</sup> ; SRT: Extended* <sup>5</sup> ; CKE: L; External clock: off; CK and /CK: L CL: see Timings used for IDD and IDDQ Measurement-Loop Patterns table; BL: 8* <sup>1</sup> ; AL: 0; /CS, command, address, bank address, data I/O: FLOATING;
range		DM: stable at 0; bank activity: Extended temperature self-refresh operation; output buffer and RTT: enabled in MR*2; ODT signal: FLOATIN
		CKE: H; External clock: on; tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL: see Timings used for IDD and IDDQ Measurement-Loop Patterns table;
Operating bank interleave read current	IDD7	BL: 8* <sup>1, 6</sup> ; AL: CL-1; /CS: H between ACT and READA; Command, address, bank address Inputs: partially toggling according to IDD7 Measurement-Loop Pattern table; data I/O: read data bursts with different data between one burst and the next one according to IDD7 Measurement-Loop Pattern table; DM: stable at 0; bank activity: two times interleaved cycling through banks (0, 1,7) with different addressing, see IDD7 Measurement-Loop Pattern
		table; output buffer and RTT: enabled in MR* <sup>2</sup> ; ODT signal: stable at 0; pattern details: see IDD7 Measurement-Loop Pattern table
		/RESET: low; External clock: off; CK and /CK: low; CKE: FLOATING; /CS, command,
RESET low current	IDD8	address, bank address, Data IO: FLOATING; ODT signal: FLOATING RESET low current reading is valid once power is stable and /RESET has been low for
		at least 1ms.

Notes: 1. Burst Length: BL8 fixed by MRS: MR0 bits [1,0] = [0,0].

2. MR: Mode Register

Output buffer enable: set MR1 bit A12 = 0 and MR1 bits [5, 1] = [0,1];

RTT\_Nom enable: set MR1 bits [9, 6, 2] = [0, 1, 1]; RTT\_WR enable: set MR2 bits [10, 9] = [1,0].

- 3. Precharge power down mode: set MR0 bit A12= 0 for Slow Exit or MR0 bit A12 = 1 for fast exit.
- 4. Auto self-refresh (ASR): set MR2 bit A6 = 0 to disable or 1 to enable feature.
- 5. Self-refresh temperature range (SRT): set MR2 bit A7= 0 for normal or 1 for extended temperature range.
- 6. Read burst type: nibble sequential, set MR0 bit A3 = 0.



4G bits DDR3L Synchronous DRAM

# **IDD0 Measurement-Loop Pattern**

CK, /CK	CKE	Sub -Loop	Cycle Number	Com- mand	/CS	/RAS	/CAS	ΜE	ODT	BA*3	A11 -Am	A10	A7 -A9	A3 -A6	A0 -A2	Data *2
			0	ACT	0	0	1	1	0	0	0	0	0	0	0	-
			1,2	D,D	1	0	0	0	0	0	0	0	0	0	0	-
			3,4	/D,/D	1	1	1	1	0	0	0	0	0	0	0	-
				Repea	t patte	rn 14	l until n	RAS -	1, trunc	ate if ne	ecessa	ıry				
			nRAS	PRE	0	0	1	0	0	0	0	0	0	0	0	-
				Repea	t patte	rn 14	l until n	RC -1,	trunca	te if ned	essary	/				
		0	1 x nRC + 0	ACT	0	0	1	1	0	0	0	0	0	F	0	-
		0	1 x nRC + 1, 2	D,D	1	0	0	0	0	0	0	0	0	F	0	-
Toggling	Static H		1 x nRC + 3, 4	/D,/D	1	1	1	1	0	0	0	0	0	F	0	-
33 3				Repea	t patte	rn nRC	+14	until 1x	nRC+r	RAS-1	, trunca	ate if ne	ecessa	ry		
			1 x nRC + nRAS	PRE	0	0	1	0	0	0	0	0	0	F	0	-
				Repea	t nRC	+14 ι	ıntil 2xr	nRC -1	, trunca	te if ne	cessar	у				
		1	2 x nRC	nRC R	epeat	Sub-Lo	op 0, u	se BA	= 1 ins	tead						
		2	4 x nRC	nRC R	epeat	Sub-Lo	op 0, u	se BA	= 2 ins	tead						
		3	6 x nRC	nRC R	epeat	Sub-Lo	op 0, u	se BA	= 3 ins	tead						
		4	8 x nRC	nRC R	epeat	Sub-Lo	oop 0, u	se BA	= 4 ins	tead						
		5	10 x nRC	nRC R	epeat	Sub-Lo	oop 0, u	se BA	= 5 ins	tead						
		6	12 x nRC	nRC R	epeat	Sub-Lo	op 0, u	se BA	= 6 ins	tead					•	
		7	14 x nRC	nRC R	epeat	Sub-Lo	op 0, u	se BA	= 7 ins	tead					•	•

Notes: 1. DM must be driven low all the time. DQS, /DQS are MID-LEVEL.

- 2. DQ signals are MID-LEVEL.
- 3. BA: BA0 to BA2.
- 4. Am: m means the Most Significant Bit (MSB) of Row address.



4G bits DDR3L Synchronous DRAM

## **IDD1 Measurement-Loop Pattern**

CK, /CK	CKE	Sub -Loop	Cycle Number	Com- mand	/CS	/RAS	/CAS	ΜE	ODT	BA*3	A11 -Am	A10	A7 -A9	A3 -A6	A0 -A2	Data *2
			0	ACT	0	0	1	1	0	0	0	0	0	0	0	-
			1,2	D,D	1	0	0	0	0	0	0	0	0	0	0	-
			3,4	/D,/D	1	1	1	1	0	0	0	0	0	0	0	-
				Repea	t patte	rn 14	until n	RCD -	1, trunc	ate if n	ecessa	ıry				
			nRCD	RD	0	1	0	1	0	0	0	0	0	0	0	00000000
				Repea	t patte	rn 14	until n			ate if ne		,				
			nRAS	PRE	0	0	1	0	0	0	0	0	0	0	0	-
				Repea	t patte	rn 14	until n	RC -1,	trunca	te if ned	essary	/				
			1 x nRC + 0	ACT	0	0	1	1	0	0	0	0	0	F	0	_
		0	1 x nRC + 1, 2	D,D	1	0	0	0	0	0	0	0	0	F	0	-
Toggling S			1 x nRC + 3, 4	/D,/D	1	1	1	1	0	0	0	0	0	F	0	-
Toggling	Static H			Repea	t patte	rn nRC	+14	until nF	RC+nR	CD -1, t	runcat	e if nec	essary	,		
Toggling S			1 x nRC + nRCD	RD	0	1	0	1	0	0	0	0	0	F	0	00110011
				Repea	t patte	rn nRC	+14	until nF	RC+nR	AS -1, t	runcat	e if nec	essary			
			1 x nRC + nRAS	PRE	0	0	1	0	0	0	0	0	0	F	0	-
				Repea	t patte	rn nRC	+14	until 2x	nRC -1	, trunca	ate if n	ecessa	ry			
		1	2 x nRC	nRC R	epeat	Sub-Lo	op 0, u	se BA	= 1 ins	tead						-
		2	4 x nRC	nRC R	epeat	Sub-Lo	op 0, u	se BA	= 2 ins	tead						-
		3	6 x nRC	nRC R	epeat	Sub-Lo	op 0, u	se BA	= 3 ins	tead						-
		4	8 x nRC	nRC R	epeat	Sub-Lo	op 0, u	se BA	= 4 ins	tead						-
		5	10 x nRC	nRC R	epeat	Sub-Lo	op 0, u	se BA	= 5 ins	tead						-
		6	12 x nRC	nRC R	epeat	Sub-Lo	op 0, u	se BA	= 6 ins	tead						-
		7	14 x nRC	nRC R	epeat	Sub-Lo	op 0, u	se BA	= 7 ins	tead						-

Notes: 1. DM must be driven low all the time. DQS, /DQS are used according to read commands, otherwise MID-LEVEL.

.

<sup>2.</sup> Burst sequence driven on each DQ Signal by read command. Outside burst operation, DQ signals are MID-LEVEL.

<sup>3.</sup> BA: BA0 to BA2.

<sup>4.</sup> Am: m means Most Significant Bit (MSB) of Row address.



4G bits DDR3L Synchronous DRAM

### **IDD2N and IDD3N Measurement-Loop Pattern**

CK, /CK	CKE	Sub -Loop	Cycle Number	Com- mand	/CS	/RAS	/CAS	ΜE	ODT	BA*3	A11 -Am	A10	A7 -A9	A3 -A6	A0 -A2	Data *2
			0	D	1	0	0	0	0	0	0	0	0	0	0	-
		0	1	D	1	0	0	0	0	0	0	0	0	0	0	-
		0	2	/D	1	1	1	1	0	0	0	0	0	F	0	-
			3	/D	1	1	1	1	0	0	0	0	0	F	0	-
		1	4 to 7	Repea	t Sub-	Loop 0	, use B	A= 1 in	stead							
Toggling S	Static H	2	8 to 11	Repea	t Sub-	Loop 0	, use B	A= 2 in	stead							
		3	12 to 15	Repea	t Sub-	Loop 0	, use B	A= 3 in	stead							
		4	16 to 19	Repea	t Sub-	Loop 0	, use B	A= 4 in	stead							
		5	20 to 23	Repea	t Sub-	Loop 0	, use B	A= 5 in	stead							
		6	24 to 27	Repea	t Sub-	Loop 0	, use B	A= 6 in	stead							
		7	28 to 31	Repea	t Sub-	Loop 0	, use B	A= 7 in	stead							

Notes: 1. DM must be driven low all the time. DQS, /DQS are MID-LEVEL.

2. DQ Signals are MID-LEVEL.

3. BA: BA0 to BA2.

4. Am: m means Most Significant Bit (MSB) of Row address.

### IDD2NT and IDDQ2NT Measurement-Loop Pattern

CK, /CK	CKE	Sub -Loop	Cycle Number	Com- mand	/CS	/RAS	/CAS	ΜE	ODT	BA*3	A11 -Am	A10	A7 -A9	A3 -A6	A0 -A2	Data *2
			0	D	1	0	0	0	0	0	0	0	0	0	0	-
		0	1	D	1	0	0	0	0	0	0	0	0	0	0	-
		0	2	/D	1	1	1	1	0	0	0	0	0	F	0	-
			3	/D	1	1	1	1	0	0	0	0	0	F	0	-
		1	4 to 7	Repea	t Sub-	Loop 0	, but Ol	DT = 0	and BA	\= 1						
Toggling	Static H	2	8 to 11	Repea	t Sub-	Loop 0	, but Ol	DT = 1	and BA	\= 2						
		3	12 to 15	Repea	t Sub-	Loop 0	, but Ol	DT = 1	and BA	\= 3						
		4	16 to 19	Repea	t Sub-	Loop 0	, but Ol	DT = 0	and BA	\= 4						
		5	20 to 23	Repea	t Sub-	Loop 0	, but Ol	DT = 0	and BA	\= 5						
		6	24 to 27	Repea	t Sub-	Loop 0	, but Ol	DT = 1	and BA	\= 6						
		7	28 to 31	Repea	t Sub-	Loop 0	, but Ol	DT = 1	and BA	\= 7						

Notes: 1. DM must be driven low all the time. DQS, /DQS are MID-LEVEL.

- 2. DQ Signals are MID-LEVEL.
- 3. BA: BA0 to BA2.
- 4. Am: m means Most Significant Bit (MSB) of Row address



4G bits DDR3L Synchronous DRAM

## IDD4R and IDDQ4R Measurement-Loop Pattern

CK, /CK	CKE	Sub -Loop	Cycle Number	Com- mand	/CS	/RAS	/CAS	WE	ODT	BA*3	A11 -Am	A10	A7 -A9	A3 -A6	A0 -A2	Data *2
			0	RD	0	1	0	1	0	0	0	0	0	0	0	00000000
			1	D	1	0	0	0	0	0	0	0	0	0	0	-
		0	2, 3	/D, /D	1	1	1	1	0	0	0	0	0	0	0	-
		0	4	RD	0	1	0	1	0	0	0	0	0	F	0	00110011
			5	D	1	0	0	0	0	0	0	0	0	F	0	-
			6, 7	/D, /D	1	1	1	1	0	0	0	0	0	F	0	-
Toggling S	tatic H	1	8 to 15	Repea	t Sub-	Loop 0	, but BA	<del>\</del> = 1								
		2	16 to 23	Repea	t Sub-	Loop 0	, but BA	A= 2								
		3	24 to 31	Repea	t Sub-	Loop 0	, but BA	<del>\</del> = 3								
		4	32 to 39	Repea	t Sub-	Loop 0	, but BA	<b>\= 4</b>								
		5	40 to 47	Repea	t Sub-	Loop 0	, but BA	<del>\</del> = 5								
		6	48 to 55	Repea	t Sub-	Loop 0	, but BA	<del>\</del> = 6								
		7	56 to 64	Repea	t Sub-	Loop 0	, but BA	<b>\=</b> 7								

Notes: 1. DM must be driven low all the time. DQS, /DQS are used according to read commands, otherwise MID-LEVEL.

- 2. Burst sequence driven on each DQ Signal by read command. Outside burst operation, DQ signals are MID-LEVEL.
- 3. BA: BA0 to BA2.
- 4. Am: m means Most Significant Bit (MSB) of Row address.

4G bits DDR3L Synchronous DRAM

### **IDD4W Measurement-Loop Pattern**

CK, /CK	CKE	Sub -Loop	Cycle Number	Com- mand	/CS	/RAS	/CAS	ΜE	ODT	BA*3	A11 -Am	A10	A7 -A9	A3 -A6	A0 -A2	Data *2
			0	WR	0	1	0	0	1	0	0	0	0	0	0	00000000
			1	D	1	0	0	0	1	0	0	0	0	0	0	-
		0	2, 3	/D, /D	1	1	1	1	1	0	0	0	0	0	0	-
		0	4	WR	0	1	0	0	1	0	0	0	0	F	0	00110011
			5	D	1	0	0	0	1	0	0	0	0	F	0	-
			6, 7	/D, /D	1	1	1	1	1	0	0	0	0	F	0	-
Toggling	Static H	1	8 to 15	Repea	t Sub-	Loop 0	, but BA	A = 1								
		2	16 to 23	Repea	t Sub-	Loop 0	, but BA	A = 2								
		3	24 to 31	Repea	t Sub-	Loop 0	, but BA	A = 3								
		4	32 to 39	Repea	t Sub-	Loop 0	, but BA	A = 4								
		5	40 to 47	Repea	t Sub-	Loop 0	, but BA	A = 5								
		6	48 to 55	Repea	t Sub-	Loop 0	, but BA	A = 6								
		7	56 to 63	Repea	t Sub-	Loop 0	, but BA	A = 7								

Notes: 1. DM must be driven low all the time. DQS, /DQS are used according to write commands, otherwise MID-LEVEL.

- 2. Burst sequence driven on each DQ signal by write command. Outside burst operation, DQ signals are MID-LEVEL.
- 3. BA: BA0 to BA2.
- 4. Am: m means the Most Significant Bit (MSB) of Row address.

### **IDD5B Measurement-Loop Pattern**

CK, /CK	CKE	Sub -Loop	Cycle Number	Com- mand	/CS	/RAS	/CAS	ΜE	ODT	BA*3	A11 -Am	A10	A7 -A9	A3 -A6	A0 -A2	Data *2
		0	0	REF	0	0	0	1	0	0	0	0	0	0	0	-
			1, 2	D, D	1	0	0	0	0	0	0	0	0	0	0	-
			3, 4	/D, /D	1	1	1	1	0	0	0	0	0	F	0	-
			5 to 8	Repea	t cycle	s 14 b	out BA :	= 1								
			9 to 12	Repea	t cycle	s 14 b	out BA :	= 2								
Toggling	Static H	1	13 to 16	Repea	t cycle	s 14 b	out BA :	= 3								
rogging	Static 11		17 to 20	Repea	t cycle	s 14 b	out BA :	= 4								
			21 to 24	Repea	t cycle	s 14 b	out BA :	= 5								
			25 to 28	Repea	t cycle	s 14 b	out BA :	= 6								
			29 to 32	Repea	t cycle	s 14 b	out BA :	= 7								
		2	33 to nRFC - 1	Repea	t Sub-	Loop 1	, until n	RFC –	1. Trur	ncate, if	neces	sary.				

Notes: 1. DM must be driven low all the time. DQS, /DQS are MID-LEVEL.

- 2. DQ signals are MID-LEVEL.
- 3. BA: BA0 to BA2.
- 4. Am: m means the Most Significant Bit (MSB) of Row address.



4G bits DDR3L Synchronous DRAM

## **IDD7 Measurement-Loop Pattern**

CK, /CK	CKE	Sub -Loop	Cycle Number	Com- mand	/CS	/RAS	/CAS	WE	ODT	BA*3	A11 -Am	A10	A7 -A9	A3 -A6	A0 -A2	Data *2
			0	ACT	0	0	1	1	0	0	0	0	0	0	0	-
		0	1	RDA	0	1	0	1	0	0	0	1	0	0	0	00000000
		Ü	2	D	1	0	0	0	0	0	0	0	0	0	0	-
				Repea	t abov	e D Co	mmand	l until r	RRD-1							
			nRRD	ACT	0	0	1	1	0	1	0	0	0	F	0	-
		1	nRRD + 1	RDA	0	1	0	1	0	1	0	1	0	F	0	00110011
		·	nRRD + 2	D	1	0	0	0	0	1	0	0	0	F	0	
				Repea					2 x nRR	D- 1						
		2	2 x nRRD	Repea												
		3	3 x nRRD	Repea	t Sub-											
		4	4 x nRRD	D	1	0	0	0	0	3	0	0	0	F	0	-
									nand ur	til nFA	N - 1, if	neces	sary			
		5	nFAW	Repea	t Sub-	Loop 0	but BA	\ = 4								
		6	nFAW + nRRD	Repea	t Sub-	Loop 1,	but BA	\ = 5								
		7	nFAW + 2 x nRRD	Repea	t Sub-	Loop 0,	but BA	\ = 6								
		8	nFAW + 3 x nRRD	Repea	t Sub-	Loop 1,	but BA	\ = 7								
			nFAW	D	1	0	0	0	0	7	0	0	0	F	0	-
		9	+ 4 x nRRD	Assert	and re	epeat a	oove D	Comm	nand ur	itil 2 x n	FAW-	1, if ne	cessar	у		
			2 x nFAW +0	ACT	0	0	1	1	0	0	0	0	0	F	0	-
Toggling	Static H	10	2 x nFAW +1	RDA	0	1	0	1	0	0	0	1	0	F	0	00110011
			2 x nFAW	D	1	0	0	0	0	0	0	0	0	F	0	_
			+2	Repea	t abov	e D cor	nmand	until 2	x nFA\	V + nR	RD - 1					
			2 x nFAW	A C.T.	0	0	4	4	^	4	0	0	^	0	^	
			+ nRRD	ACT	0	0	1	1	0	1	0	0	0	0	0	-
		11	2 x nFAW	RDA	0	1	0	1	0	1	0	1	0	0	0	00000000
			+ nRRD + 1	NDA		'	0	'	0	ı	0		0		0	0000000
			2 x nFAW	D	1	0	0	0	0	1	0	0	0	0	0	-
			+ nRRD + 2	Repea	t abov	e D cor	nmand	until 2	x nFA\	V + 2 x	nRRD	- 1				
		12	2 x nFAW + 2 x nRRD	Repea	t Sub-	Loop 1	0, but B	A = 2								
		13	2 x nFAW + 3 x nRRD	Repea	t Sub-	Loop 1	1, but B	A = 3								
			2 x nFAW	D	1	0	0	0	0	3	0	0	0	0	0	-
		14	+ 4 x nRRD	Assert	and re	epeat a	oove D	comm	and un	til 3 x n	FAW -	1, if ne	cessar	V		
		15	3 x nFAW	Repea	t Sub-	Loop 1	), but B	A = 4						,		
		16	3 x nFAW + nRRD	Repea	t Sub-	Loop 1	1, but B	A = 5								
		17	3 x nFAW	Repea	t Sub-	Loop 1	O, but B	A = 6								
		18	+ 2 x nRRD 3 x nFAW	Repea												
			+ 3 x nRRD													
		19	3 x nFAW	<u>D</u>	1	0	0	0	0	7	0	0	0	0	0	-
			+ 4 x nRRD	Assert	and re	epeat a	oove D	comm	and un	til 4 x n	raw -	i, it ne	cessar	У		

Notes: 1. DM must be driven low all the time. DQS, /DQS are used according to read commands, otherwise MID-LEVEL.

<sup>2.</sup> Burst sequence driven on each DQ signal by read command. Outside burst operation, DQ signals are MID-LEVEL.

<sup>3.</sup> BA: BA0 to BA2.

<sup>4.</sup> Am: m means the Most Significant Bit (MSB) of Row address.



# **Electrical Specifications**

# **DC Characteristics**

		Data rate	x8 1.35V	x8 1.5V	x16 1.35V	x16 1.5V	_	
Parameter	Symbol	(Mbps)	max.	max.	max.	max.	Unit	Notes
On avating a surrent		1866	50	60	65	70		
Operating current (ACT-PRE)	IDD0	1600	45	55	60	65	mA	
(ACT-PRE)		1333	40	50	55	60		
Operating current		1866	65	75	90	95		
(ACT-READ-PRE)	IDD1	1600	60	70	85	90	mΑ	
(ACT-READ-FRE)		1333	55	65	80	85		
		1866	19	19	19	19		
	IDD2P1	1600	18	18	18	18	mΑ	Fast PD Exit
Precharge power-down		1333	17	17	17	17		
Standby current		1866	12	12	12	12		
	IDD2P0	1600	12	12	12	12	mΑ	Slow PD Exit
		1333	12	12	12	12		
		1866	30	32	30	32		
Precharge standby current	IDD2N	1600	26	28	26	28	mΑ	
		1333	25	26	25	26		
Precharge standby		1866	32	35	32	35		
ODT current	IDD2NT	1600	30	32	30	32	mΑ	
ODT current		1333	28	28	28	28		
Drocharge quiet standby		1866	27	28	27	28		
Precharge quiet standby Current	IDD2Q	1600	25	26	25	26	mΑ	
Current		1333	23	24	23	24		
Active power down current		1866	21	26	24	26		
Active power-down current (Always fast exit)	IDD3P	1600	20	24	23	24	mA	
(Always last exit)		1333	19	22	22	22		
		1866	32	38	34	40		
Active standby current	IDD3N	1600	30	36	32	38	mA	
		1333	28	34	30	36		
Operating ourrent		1866	105	120	160	165		
Operating current	IDD4R	1600	100	105	140	150	mΑ	
(Burst read operating)		1333	85	90	120	135		
Operating ourrent		1866	115	120	175	185		_
Operating current	IDD4W	1600	105	110	160	170	mΑ	
(Burst write operating)		1333	95	100	140	155		
		1866	250	255	250	255		
Burst refresh current	IDD5B	1600	245	250	245	250	mA	
		1333	240	250	240	250		
All book interless.		1866	195	220	265	270		
All bank interleave read	IDD7	1600	180	210	240	250	mA	
current		1333	175	200	215	230		
RESET low current	IDD8		12	12	12	12	mA	

# Self-Refresh Current

Danasaratas	Or was hord	x8 1.35V	x8 1.5V	x16 1.35V	x16 1.5V	1.1:4	Natas
Parameter	Symbol	max.	max.	max.	max.	Unit	Notes
Self-refresh current Normal temperature range	IDD6	12	12	12	12	mA	
Self-refresh current Extended temperature range	IDD6E	17	17	17	17	mA	



## Pin Capacitance [DDR3L-800 to 1866] (TC = 25°C, VDD, VDDQ = 1.283V to 1.45V)

		DDR3	3L-800	DDR3	L-1066	DDR3	L-1333	DDR3	L-1600	DDR3	3L-1866	6	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Input/output capacitance	CIO	1.4	2.5	1.4	2.5	1.4	2.3	1.4	2.2	1.4	2.1	pF	1, 2
Input capacitance, CK and /CK	CCK	8.0	1.6	8.0	1.6	0.8	1.4	8.0	1.4	8.0	1.4	pF	2
Input capacitance delta, CK and /CK	CDCK	0	0.15	0	0.15	0	0.15	0	0.15	0	0.15	pF	2, 3
Input/output capacitance delta, DQS and /DQS	CDDQS	0	0.2	0	0.2	0	0.15	0	0.15	0	0.15	pF	2, 4
Input capacitance, (control, address, command, input-only pins)	CI	0.75	1.3	0.75	1.3	0.75	1.3	0.75	1.2	0.75	1.2	pF	2, 5
Input capacitance delta, (all control input-only pins)	CDI_CTRL	-0.5	0.3	-0.5	0.3	-0.4	0.2	-0.4	0.2	-0.4	0.2	pF	2, 6, 7
Input capacitance delta, (all address/command input-only pins)	CDI_ADD_CN	Л-0.5	0.5	-0.5	0.5	-0.4	0.4	-0.4	0.4	-0.4	0.4	pF	2, 8, 9
Input/output capacitance delta, DQ, DM, DQS, /DQS, TDQS, /TDQS	CDIO	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	pF	2, 10
Input/output capacitance of ZQ pin	CZQ	-	3	-	3	-	3	-	3	-	3	pF	2, 11

Notes: 1. Although the DM, TDQS and /TDQS pins have different functions, the loading matches DQ and DQS

- 2. VDD, VDDQ, VSS, VSSQ applied and all other pins floating (except the pin under test, CKE, /RESET and ODT as necessary). VDD = VDDQ =1.35V, VBIAS=VDD/2 and on die termination off.
- 3. Absolute value of CCK(CK) CCK(/CK).
- 4. Absolute value of CIO(DQS) CIO(/DQS)
- 5. CI applies to ODT, /CS, CKE, A0-A15, BA0-BA2, /RAS, /CAS and /WE
- 6. CDI\_CTRL applies to ODT, /CS and CKE.
- 7.  $CDI\_CTRL = CI(CTRL) 0.5 \times (CI(CK) + CI(/CK))$ .
- 8. CDI\_ADD\_CMD applies to A0-A15, BA0-BA2, /RAS, /CAS and /WE
- 9.  $CDI\_ADD\_CMD = CI(ADD\_CMD) 0.5 \times (CI(CK) + CI(/CK))$ .
- 10.  $CDIO = CIO(DQ, DM) 0.5 \times (CIO(DQS) + CIO(/DQS))$ .
- 11. Maximum external load capacitance on ZQ pin: 5pF.



# **Standard Speed Bins**

DDR3L-1866 Speed Bin

Speed Bin		DDR3L-1866			
CL-tRCD-tRP	_	13-13-13			
Symbol	/CAS write latency	min.	max.	Unit	Notes
+ΛΛ		13.91	20		0
tAA		(13.125)	20	ns	9
+DCD		13.91			0
tRCD		(13.125)	_	ns	9
4D.D.		13.91		ns	0
tRP		(13.125)	_	-	9
4D.C		47.91		ns	0
tRC		(47.125)	_		9
tRAS		34	9 x tREFI	ns	8
tCK (avg) @CL=5	CWL = 5	3.0	3.3	ns	1, 2, 3, 7, 10
	CWL = 6, 7, 8, 9	Reserved	Reserved	ns	4
tCK (avg) @CL=6	CWL = 5	2.5	3.3	ns	1, 2, 3, 7
	CWL = 6	Reserved	Reserved	ns	4
	CWL = 7, 8, 9	Reserved	Reserved	ns	4
tCK (avg) @CL=7	CWL = 5	Reserved	Reserved	ns	4
	CWL = 6	1.875	< 2.5	ns	1, 2, 3, 7
	CWL = 7, 8, 9	Reserved	Reserved	ns	4
CK (avg) @CL=8	CWL = 5	Reserved	Reserved	ns	4
	CWL = 6	1.875	< 2.5	ns	1, 2, 3, 7
	CWL = 7, 8, 9	Reserved	Reserved	ns	4
CK (avg) @CL=9	CWL = 5, 6	Reserved	Reserved	ns	4
	CWL = 7	1.5	<1.875	ns	1, 2, 3, 7
	CWL = 8, 9	Reserved	Reserved	ns	4
tCK (avg) @CL=10	CWL = 5, 6	Reserved	Reserved	ns	4
	CWL = 7	1.5	<1.875	ns	1, 2, 3, 7
	CWL = 8	Reserved	Reserved	ns	4
tCK (avg) @CL=11	CWL = 5, 6, 7	Reserved	Reserved	ns	4
	CWL= 8	1.25	<1.5	ns	1, 2, 3, 7
	CWL= 9	Reserved	Reserved	ns	4
tCK (avg) @CL=12	CWL = 5, 6, 7, 8	Reserved	Reserved	ns	4
	CWL= 9	Reserved	Reserved	ns	4
tCK (avg) @CL=13	CWL = 5, 6, 7, 8	Reserved	Reserved	ns	4
	CWL= 9	1.07	<1.25	ns	1, 2, 3
Supported CL settings		5, 6	, 7, 8, 9, 10, 11, 13	nCK	
Supported CWL settings			5, 6, 7, 8, 9	nCK	



# DDR3L-1600 Speed Bin

Speed Bin		DDR3L-1600			
CL-tRCD-tRP	<del>_</del>	11-11-11			
Symbol	/CAS write latency	min.	max.	Unit	Notes
tAA		13.75	20		9
IAA		(13.125)	20	ns	9
tRCD		13.75		ns	9
INCD		(13.125)	_	115	9
tRP		13.75		ns	9
IKF		(13.125)	_	-	9
tRC		48.75		ns	9
ino		(48.125)	_		9
tRAS		35	9 x tREFI	ns	8
tCK (avg) @CL=5	CWL = 5	3.0	3.3	ns	1, 2, 3, 6, 10
	CWL = 6, 7, 8	Reserved	Reserved	ns	4
tCK (avg) @CL=6	CWL = 5	2.5	3.3	ns	1, 2, 3, 6
	CWL = 6	Reserved	Reserved	ns	4
	CWL = 7, 8	Reserved	Reserved	ns	4
:CK (avg) @CL=7	CWL = 5	Reserved	Reserved	ns	4
	CWL = 6	1.875	< 2.5	ns	1, 2, 3, 6
	CWL = 7	Reserved	Reserved	ns	4
	CWL = 8	Reserved	Reserved	ns	4
CK (avg) @CL=8	CWL = 5	Reserved	Reserved	ns	4
	CWL = 6	1.875	< 2.5	ns	1, 2, 3, 6
	CWL = 7	Reserved	Reserved	ns	4
	CWL = 8	Reserved	Reserved	ns	4
CK (avg) @CL=9	CWL = 5, 6	Reserved	Reserved	ns	4
	CWL = 7	1.5	<1.875	ns	1, 2, 3, 6
	CWL = 8	Reserved	Reserved	ns	4
CK (avg) @CL=10	CWL = 5, 6	Reserved	Reserved	ns	4
	CWL = 7	1.5	<1.875	ns	1, 2, 3, 6
	CWL = 8	Reserved	Reserved	ns	4
CK (avg) @CL=11	CWL = 5, 6, 7	Reserved	Reserved	ns	4
	CWL= 8	1.25	<1.5	ns	1, 2, 3
Supported CL settings		5, 6	5, 7, 8, 9, 10, 11	nCK	
Supported CWL settings			5, 6, 7, 8	nCK	



### DDR3L-1333 Speed Bin

Speed Bin		DDR3L-1333				
CL-tRCD-tRP	<del></del>	9-9-9	9-9-9			
Symbol	/CAS write latency	min.	max.	Unit	Notes	
tAA		13.5	20	no	9	
IAA		(13.125)	20	ns	9	
tRCD		13.5		ns	9	
III CD		(13.125)	<del>-</del>	113	9	
tRP		13.5		ns	9	
IINF		(13.125)	<del>-</del>		9	
tRC		49.5		ns	9	
ikc		(49.125)	_		9	
tRAS		36	9 x tREFI	ns	8	
tCK (avg) @CL=5	CWL = 5	3.0	3.3	ns	1, 2, 3, 5, 10	
	CWL = 6, 7	Reserved	Reserved	ns	4	
tCK (avg) @CL=6	CWL = 5	2.5	3.3	ns	1, 2, 3, 5	
	CWL = 6	Reserved	Reserved	ns	4	
	CWL = 7	Reserved	Reserved	ns	4	
tCK (avg) @CL=7	CWL = 5	Reserved	Reserved	ns	4	
	CWL = 6	1.875	< 2.5	ns	1, 2, 3, 5	
	CWL = 7	Reserved	Reserved	ns	4	
CK (avg) @CL=8	CWL = 5	Reserved	Reserved	ns	4	
	CWL = 6	1.875	< 2.5	ns	1, 2, 3, 5	
	CWL = 7	Reserved	Reserved	ns	4	
CK (avg) @CL=9	CWL = 5, 6	Reserved	Reserved	ns	4	
	CWL = 7	1.5	<1.875	ns	1, 2, 3	
tCK (avg) @CL=10	CWL = 5, 6	Reserved	Reserved	ns	4	
	CWL = 7	1.5	<1.875	ns	1, 2, 3	
Supported CL settings		5, 6,	7, 8, 9, 10	nCK		
Supported CWL settings			5, 6, 7	nCK		

- Notes: 1. The CL setting and CWL setting result in tCK (avg) (min.) and tCK (avg) (max.) requirements. When making a selection of tCK(avg), both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
  - 2. tCK (avg) (min.) limits: Since /ČAS latency is not purely analog data and strobe output are synchronized by the DLL all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard tCK(avg value(3.0, 2.5, 1.875, 1.5, or 1.25ns) when calculating CL(nCK) = tAA(ns) / tCK(avg)(ns), rounding up to the next 'Supported CL'.
  - tCK (avg) (max.) limits: Calculate tCK (avg) + tAA (max.)/CL selected and round the resulting tCK (avg) down to the next valid speed bin(i.e. 3.3ns or 2.5ns or 1.875ns or 1.25ns). This result is tCK (avg) (max.) corresponding to CL selected.
  - 4. 'Reserved' settings are not allowed. User must program a different value.
  - 5. Any DDR3L-1333 speed bin also supports functional operation at lower frequencies as shown in the table which is not subject to production tests but verified by design/characterization.
  - 6. Any DDR3L-1600 speed bin also supports functional operation at lower frequencies as shown in the table which is not subject to production tests but verified by design/characterization.
  - 7. Any DDR3L-1866 speed bin also supports functional operation at lower frequencies as shown in the table which is not subject to production tests but verified by design/characterization.
  - 8. tREFI depends on operating case temperature (TC).
  - For devices supporting optional down binning to CL=7 and CL=9, tAA/tRCD/tRP(min.) must be 13.125 ns or lower.
     SPD settings must be programmed to match.
  - 10. DDR3L-800 AC timing apply if DRAM operates at lower than 800 MT/s data rate.



### **AC Characteristics**

New unit tCK(avg) and nCK, are introduced in DDR3.
 tCK(avg): Actual tCK(avg) of the input clock under operation.
 nCK: One clock cycle of the input clock, counting the actual clock edges.

# AC Characteristics [DDR3L-1866]

		-HP			
Data rate (Mbps)		1866		_	
Parameter	Symbol	min.	max.	Unit	Notes
Average clock cycle time	tCK(avg)	1070	3333	ps	
Minimum clock cycle time (DLL-off mode)	tCK (DLL-off)	8	-	ns	6
Average CK high-level width	tCH(avg)	0.47	0.53	tCK(avg)	
Average CK low-level width	tCL(avg)	0.47	0.53	tCK(avg)	
Active to read or write command delay	tRCD	13.125	-	ns	26
Precharge command period	tRP	13.125	-	ns	26
Active to active/auto-refresh command time	tRC	47.125	-	ns	26
Active to precharge command	tRAS	34	9xtREFI	ns	26
Active bank A to active bank B	+DDD	5	-	ns	26, 27
command period (x8)	tRRD	4	-	nCK	26, 27
Active bank A to active bank B	1000	6	-	ns	26, 27
command period (x16)	tRRD	4	-	nCK	26, 27
Four active window (x8)	tFAW	27	-	ns	26
Four active window (x16)	tFAW	35	-	ns	26
Address and control input hold time (VIH/VIL (DC90) levels)	tIH(base) DC90	110	-	ps	16 23
Address and control input setup time (VIH/VIL (AC125) levels)	tIS(base) AC125	150	-	ps	16 23
Address and control input setup time (VIH/VIL (AC135) levels)	tIS(base) AC135	65	-	ps	16 23, 31
DQ and DM input hold time (VIH/VIL (DC90) levels) SR = 2V/ns	tDH(base) DC90	75	-	ps	25
DQ and DM input setup time (VIH/VIL (AC130) levels) SR = 2V/ns	tDS(base) AC135	70	-	ps	25
Control and Address input pulse Width for each input	tIPW	535	-	ps	32
DQ and DM input pulse Width for each input	tDIPW	320	-	ps	32
DQ high-impedance time	tHZ(DQ)	-	195	ps	12, 13 14, 37
DQ low-impedance time	tLZ(DQ)	-390	195	ps	12, 13 14, 37
DQS,/DQS high-impedance time (RL + BL/2 reference)	tHZ(DQS)	-	195	ps	12, 13 14, 37
DQS,/DQS low-impedance time (RL -1 reference)	tLZ(DQS)	-390	195	ps	12, 13 14, 37
DQS,/DQS to DQ skew, Per group, per access	tDQSQ	-	85	ps	12, 13
/CAS to /CAS command delay	tCCD	4	-	nCK	
DQ output hold time from DQS, /DQS	tQH	0.38	-	tCK(avg)	12, 13 38



		-HP			
Data rate (Mbps)		1866		_	
Parameter	Symbol	min.	max.	Unit	Notes
DQS, /DQS rising edge output access time from rising CK, /CK	tDQSCK	-195	195	ps	12, 13, 37
DQS latching rising transitions to associated clock edge	tDQSS	-0.27	0.27	tCK(avg)	24
DQS falling edge hold time from rising CK	tDSH	0.18	-	tCK(avg)	24, 36
DQS falling edge setup time from rising CK	tDSS	0.18	-	tCK(avg)	24, 36
DQS input high pulse width	tDQSH	0.45	0.55	tCK(avg)	34, 35
DQS input low pulse width	tDQSL	0.45	0.55	tCK(avg)	33, 35
DQS output high time	tQSH	0.4	-	tCK(avg)	12, 13 38
DQS output low time	tQSL	0.4	-	tCK(avg)	12, 13 38
Mode register set command cycle time	tMRD	4	-	nCK	
Mode register set command	tMOD	15	-	ns	27
update delay	tiviOD	12	-	nCK	27
Read preamble	tRPRE	0.9	-	tCK(avg)	13, 19 38
Read postamble	tRPST	0.3	-	tCK(avg)	11, 13 38
Write preamble	tWPRE	0.9	-	tCK(avg)	1
Write postamble	tWPST	0.3	-	tCK(avg)	1
Write recovery time	tWR	15	-	ns	26
Auto precharge write recovery + precharge time	tDAL	WR + RU (tRP/tCK(avg))	-	nCK	
Multi-Purpose register Recovery time	tMPRR	1	-	nCK	29
Internal write to read	tWTR	7.5	-	ns	18, 26 27
command delay		4	-	nCK	18, 26 27
Internal read to precharge	tRTP	7.5	-	ns	26 27
command delay		4	-	nCK	26 27
Active to READ with auto-precharge command delay	tRAP	tRCD(min.)	-		28
Minimum CKE low width for self-refresh entry to exit timing	tCKESR	tCKE(min.) +1 nCK	-		
Valid clock requirement after self-refresh entry or power-down entry	tCKSRE	10 5	-	ns nCK	27 27
Valid clock requirement before		10		ns	27
self-refresh exit or power-down exit	tCKSRX	5		nCK	27
Exit self-refresh to commands not	+۷9	tRFC(min.) +10	-	ns	27
requiring a locked DLL	tXS	5			27



		-HP			
Data rate (Mbps)		1866			
Parameter	Symbol	min.	max.	Unit	Notes
Exit self-refresh to commands requiring a locked DLL	tXSDLL	tDLLK(min.)	-	nCK	
Auto-refresh to active/auto-refresh command time	tRFC	260	-	ns	
Average periodic refresh interval ( TC ≤ +85°C)	tREFI	-	7.8	μs	
( TC > +85°C)		-	3.9	μS	
CKE minimum pulse width	tCKE	5	-	ns	27
(high and low pulse width)	ICKE	3	-	nCK	27
Exit reset from CKE high to a valid command	tXPR	tRFC(min.) +10	-	ns	27
· · · · · · · · · · · · · · · · · · ·		5	-	nCK	27
DLL locking time	tDLLK	512	-	nCK	
Power-down entry to exit timing	tPD	tCKE(min.)	9xtREFI		15
Exit precharge power-down with DLL	WEEL	24	-	ns	2
frozen to commands requiring a locked DLL	tXPDLL	10	-	nCK	2
Exit power-down with DLL on to any valid command; Exit precharge	tXP	6	-	ns	27
power-down with DLL frozen to commands not requiring a locked DLL	O.G.	3	-	nCK	27
Command pass disable delay	tCPDED	2	-	nCK	
Timing of ACT command to power-down entry	tACTPDEN	1	-	nCK	20
Timing of PRE or PREA command to power-down entry	tPRPDEN	1	-	nCK	20
Timing of READ/READA command to power-down entry	tRDPDEN	RL+4+1	-	nCK	
Timing of WRIT command to power-down entry (BL8OTF, BL8MRS, BC4OTF)	tWRPDEN	WL+4+ tWR/tCK(avg)	-	nCK	9
(BC4MRS)	WIN BEN	WL+2+ tWR/tCK(avg)	-	nCK	9
Timing of WRITA command to power-down entry (BL8OTF, BL8MRS, BC4OTF)	tWRAPDEN	WL+4+ WR+1	-	nCK	10
(BC4MRS)	WING DEN	WL+2+ WR+1	-	nCK	10
Timing of REF command to power-down entry	tREFPDEN	1	-	nCK	20, 21
Timing of MRS command to power-down entry	tMRSPDEN	tMOD(min.)	-		



AC Characteristics	[DDR3L-1600,	1333]
--------------------	--------------	-------

AC Characteristics [DDR3L-1600,	1333]	-GM		DK	-DK		
Data rate (Mbps)		1600		1333			
Parameter	Symbol	min.	max.	min.	max.	Unit	Notes
Average clock cycle time	tCK(avg)	1250	3333	1500	3333	ps	
Minimum clock cycle time (DLL-off mode)	tCK (DLL-off)	8	-	8	-	ns	6
Average CK high-level width	tCH(avg)	0.47	0.53	0.47	0.53	tCK(avg)	
Average CK low-level width	tCL(avg)	0.47	0.53	0.47	0.53	tCK(avg)	
Active to read or write command delay	tRCD	13.125	-	13.125	-	ns	26
Precharge command period	tRP	13.125	-	13.125	-	ns	26
Active to active/auto-refresh command time	tRC	48.125	-	49.125	-	ns	26
Active to precharge command	tRAS	35	9xtREFI	36	9xtREFI	ns	26
Active bank A to active bank B	1000	6	-	6	-	ns	26, 27
command period (x8)	tRRD	4	-	4	-	nCK	26, 27
Active bank A to active bank B		7.5	-	7.5	-	ns	26, 27
command period (x16)	tRRD	4	-	4	-	nCK	26, 27
Four active window (x8)	tFAW	30	-	30	-	ns	26
Four active window (x16)	tFAW	40	-	45	-	ns	26
Address and control input hold time (VIH/VIL (DC90) levels)	tIH(base) DC90	130	-	150	-	ps	16 23
Address and control input setup time (VIH/VIL (AC160) levels)	tIS(base) AC160	60	-	80	-	ps	16 23
Address and control input setup time (VIH/VIL (AC135) levels)	tIS(base) AC135	185	-	205	-	ps	16 23, 31
DQ and DM input hold time (VIH/VIL (DC90) levels)	tDH(base) DC90	55	-	75	-	ps	17 25
DQ and DM input setup time (VIH/VIL (AC135) levels)	tDS(base) AC135	25	-	45	-	ps	17 25
Control and Address input pulse Width for each input	tIPW	560	-	620	-	ps	32
DQ and DM input pulse Width for each input	tDIPW	360	-	400	-	ps	32
DQ high-impedance time	tHZ(DQ)	-	225	-	250	ps	12, 13 14, 37
DQ low-impedance time	tLZ(DQ)	-450	225	-500	250	ps	12, 13 14, 37
DQS,/DQS high-impedance time (RL + BL/2 reference)	tHZ(DQS)	-	225	-	250	ps	12, 13 14, 37
DQS,/DQS low-impedance time (RL -1 reference)	tLZ(DQS)	-450	225	-500	250	ps	12, 13 14, 37
DQS,/DQS to DQ skew, Per group, per access	tDQSQ	-	100	-	125	ps	12, 13
/CAS to /CAS command delay	tCCD	4		4	-	nCK	
DQ output hold time from DQS, /DQS	tQH	0.38	-	0.38	-	tCK(avg)	12, 13 38



		-GM		-DK			
Data rate (Mbps)		1600		1333			
Parameter	Symbol	min.	max.	min.	max.	Unit	Notes
DQS, /DQS rising edge output access time from rising CK, /CK	tDQSCK	-225	225	-255	255	ps	12, 13, 37
DQS latching rising transitions to associated clock edge	tDQSS	-0.27	0.27	-0.25	0.25	tCK(avg)	24
DQS falling edge hold time from rising CK	tDSH	0.18	-	0.2	-	tCK(avg)	24, 36
DQS falling edge setup time from rising CK	tDSS	0.18	-	0.2	-	tCK(avg)	24, 36
DQS input high pulse width	tDQSH	0.45	0.55	0.45	0.55	tCK(avg)	34, 35
DQS input low pulse width	tDQSL	0.45	0.55	0.45	0.55	tCK(avg)	33, 35
DQS output high time	tQSH	0.4	-	0.4	-	tCK(avg)	12, 13 38
DQS output low time	tQSL	0.4	-	0.4	-	tCK(avg)	12, 13 38
Mode register set command cycle time	tMRD	4	-	4	-	nCK	
Mode register set command	tMOD	15	-	15	-	ns	27
update delay	tiviOD	12	-	12	-	nCK	27
Read preamble	tRPRE	0.9	-	0.9	-	tCK(avg)	13, 19 38
Read postamble	tRPST	0.3	-	0.3	-	tCK(avg)	11, 13 38
Write preamble	tWPRE	0.9	-	0.9	-	tCK(avg)	1
Write postamble	tWPST	0.3	-	0.3	-	tCK(avg)	1
Write recovery time	tWR	15	-	15	-	ns	26
Auto precharge write recovery + precharge time	tDAL	WR + RU (tRP/tCK(avg))	-	WR + RU (tRP/tCK(avg))	-	nCK	
Multi-Purpose register Recovery time	tMPRR	1	-	1	-	nCK	29
Internal write to read	tWTR	7.5	-	7.5	-	ns	18, 26 27
command delay		4	-	4	-	nCK	18, 26 27
Internal read to precharge	tRTP	7.5	-	7.5	-	ns	26 27
command delay		4	-	4	-	nCK	26 27
Active to READ with auto-precharge command delay	tRAP	tRCD(min.)	-	tRCD(min.)	-		28
Minimum CKE low width for self-refresh entry to exit timing	tCKESR	tCKE(min.) +1 nCK	-	tCKE(min.) +1 nCK	-		
Valid clock requirement after	tCKSRE	10	-	10	-	ns	27
self-refresh entry or power-down entry	TOTOTAL	5	-	5	-	nCK	27
Valid clock requirement before	tCKSRX	10	-	10	-	ns	27
self-refresh exit or power-down exit	IONONA	5	-	5	-	nCK	27
Exit self-refresh to commands not requiring a locked DLL	tXS	tRFC(min.) +10	-	tRFC(min.) +10	-	ns	27
		5	-	5	-	nCK	27



		-GM		-DK			
Data rate (Mbps)		1600		1333			
Parameter	Symbol	min.	max.	min.	max.	Unit	Notes
Exit self-refresh to commands requiring a locked DLL	tXSDLL	tDLLK(min.)	-	tDLLK(min.)	-	nCK	
Auto-refresh to active/auto-refresh command time	tRFC	260	-	260	-	ns	
Average periodic refresh interval ( $TC \le +85^{\circ}C$ )	tREFI	-	7.8	-	7.8	μS	
( TC > +85°C)		-	3.9	-	3.9	μS	
CKE minimum pulse width	tCKE	5	-	5.625	-	ns	27
(high and low pulse width)	ICKE	3	-	3	-	nCK	27
Exit reset from CKE high to a valid	tXPR	tRFC(min.) +10	-	tRFC(min.) +10	-	ns	27
command		5	-	5	-	nCK	27
DLL locking time	tDLLK	512	-	512	-	nCK	
Power-down entry to exit timing	tPD	tCKE(min.)	9xtREFI	tCKE(min.)	9xtREFI		15
Exit precharge power-down with DLL		24	-	24	-	ns	2
frozen to commands requiring a locked DLL	tXPDLL	10	-	10	-	nCK	2
Exit power-down with DLL on to any valid command; Exit precharge	tXP	6	-	6	-	ns	27
power-down with DLL frozen to commands not requiring a locked DLL	IAP	3	-	3	-	nCK	27
Command pass disable delay	tCPDED	1	-	1	-	nCK	
Timing of ACT command to power-down entry	tACTPDEN	1	-	1	-	nCK	20
Timing of PRE or PREA command to power-down entry	tPRPDEN	1	-	1	-	nCK	20
Timing of READ/READA command to power-down entry	tRDPDEN	RL+4+1	-	RL+4+1	-	nCK	
Timing of WRIT command to power-down entry (BL8OTF, BL8MRS, BC4OTF)	tWRPDEN	WL+4+ tWR/tCK(avg)	-	WL+4+ tWR/tCK(avg)	-	nCK	9
(BC4MRS)	WKFDEN	WL+2+ tWR/tCK(avg)	-	WL+2+ tWR/tCK(avg)	-	nCK	9
Timing of WRITA command to power-down entry (BL8OTF, BL8MRS, BC4OTF)	tWRAPDEN	WL+4+ WR+1	-	WL+4+ WR+1	-	nCK	10
(BC4MRS)	WKAPDEN	WL+2+ WR+1	-	WL+2+ WR+1	-	nCK	10
Timing of REF command to power-down entry	tREFPDEN	1	-	1	-	nCK	20, 21
Timing of MRS command to power-down entry	tMRSPDEN	tMOD(min.)	-	tMOD(min.)	-		



# **ODT AC Electrical Characteristics [DDR3L-1866]**

		-HP			
Data rate (Mbps)		1866			
Parameter	Symbol	min.	max.	Unit	Notes
RTT turn-on	tAON	-195	195	ps	7, 12, 37
Asynchronous RTT turn-on delay (Power-down with DLL frozen)	tAONPD	2	8.5	ns	
RTT_Nom and RTT_WR turn-off Time from ODTLoff reference	tAOF	0.3	0.7	tCK(avg)	8, 12, 37
Asynchronous RTT turn-off delay (Power-down with DLL frozen)	tAOFPD	2	8.5	ns	
ODT to power-down entry/exit latency	tANPD	WL-1	-	nCK	
ODT turn-on latency	ODTLon	WL-2	WL-2	nCK	
ODT turn-off latency	ODTLoff	WL-2	WL-2	nCK	
ODT latency for changing from RTT_Nom to RTT_WR	ODTLcnw	WL-2	WL-2	nCK	
ODT latency for changing from RTT_WR to RTT_Nom(BC4)	ODTLcwn4	-	4+ODTLoff	nCK	
ODT latency for changing from RTT_WR to RTT_Nom(BL8)	ODTLcwn8	-	6+ODTLoff	nCK	
minimum ODT high time after ODT assertion or after Write (BL4)	ODTH4	4	-	nCK	
minimum ODT high time after Write (BL = 8)	ODTH8	6	-	nCK	
RTT change skew	tADC	0.3	0.7	tCK(avg)	12, 37
Power-up and rest calibration time	tZQinit	max(512nCK, 640ns)	-		
Normal operation full calibration time	tZQoper	max(256nCK, 320ns)	-		
Normal operation short calibration time	tZQCS	max(64nCK, 80ns)	-		30

# Write Leveling Characteristics [DDR3L-1866]

		-HP			
Data rate (Mbps)		1866			
Parameter	Symbol	min.	max.	Unit	Notes
First DQS pulse rising edge after write leveling mode is programmed	tWLMRD	40	-	nCK	3
DQS, /DQS delay after write leveling mode is programmed	tWLDQSEN	25	-	nCK	3
Write leveling setup time from rising CK, /CK crossing to rising DQS, /DQS crossing	tWLS	140	-	ps	
Write leveling hold time from rising DQS, /DQS crossing to rising CK, /CK crossing	tWLH	140	-	ps	
Write leveling output delay	tWLO	0	7.5	ns	•
Write leveling output error	tWLOE	0	2	ns	•

4G bits DDR3L Synchronous DRAM

# ODT AC Electrical Characteristics [DDR3L-1600, 1333]

		-GM		-DK			
Data rate (Mbps)		1600		1333			
Parameter	Symbol	min.	max.	min.	max.	Unit	Notes
RTT turn-on	tAON	-225	225	-250	250	ps	7, 12, 37
Asynchronous RTT turn-on delay (Power-down with DLL frozen)	tAONPD	2	8.5	2	8.5	ns	
RTT_Nom and RTT_WR turn-off Time from ODTLoff reference	tAOF	0.3	0.7	0.3	0.7	tCK(avg)	8, 12, 37
Asynchronous RTT turn-off delay (Power-down with DLL frozen)	tAOFPD	2	8.5	2	8.5	ns	
ODT to power-down entry/exit latency	tANPD	WL-1	-	WL-1	-	nCK	
ODT turn-on latency	ODTLon	WL-2	WL-2	WL-2	WL-2	nCK	
ODT turn-off latency	ODTLoff	WL-2	WL-2	WL-2	WL-2	nCK	
ODT latency for changing from RTT_Nom to RTT_WR	ODTLcnw	WL-2	WL-2	WL-2	WL-2	nCK	
ODT latency for changing from RTT_WR to RTT_Nom(BC4)	ODTLcwn4	-	4+ODTLoff	-	4+ODTLoff	nCK	
ODT latency for changing from RTT_WR to RTT_Nom(BL8)	ODTLcwn8	-	6+ODTLoff	-	6+ODTLoff	nCK	
minimum ODT high time after ODT assertion or after Write (BL4)	ODTH4	4	-	4	-	nCK	
minimum ODT high time after Write (BL = 8)	ODTH8	6	-	6	-	nCK	
RTT change skew	tADC	0.3	0.7	0.3	0.7	tCK(avg)	12, 37
Power-up and rest calibration time	tZQinit	max(512nCK, 640ns)	-	max(512nCK, 640ns)	-		
Normal operation full calibration time	tZQoper	max(256nCK, 320ns)	-	max(256nCK, 320ns)	-		
Normal operation short calibration time	tZQCS	max(64nCK, 80ns)	-	max(64nCK, 80ns)	-		30

# Write Leveling Characteristics [DDR3L-1600, 1333]

	·	-GM		-DK			
Data rate (Mbps)		1600		1333			
Parameter	Symbol	min.	max.	min.	max.	Unit	Notes
First DQS pulse rising edge after write leveling mode is programmed	tWLMRD	40	-	40	-	nCK	3
DQS, /DQS delay after write leveling mode is programmed	tWLDQSEN	25	-	25	-	nCK	3
Write leveling setup time from rising CK, /CK crossing to rising DQS, /DQS crossing	tWLS	165	-	195	-	ps	
Write leveling hold time from rising DQS, /DQS crossing to rising CK, /CK crossing	tWLH	165	-	195	-	ps	
Write leveling output delay	tWLO	0	7.5	0	9	ns	
Write leveling output error	tWLOE	0	2	0	2	ns	



### **Notes for AC Electrical Characteristics**

- Notes: 1. Actual value dependant upon measurement level definitions. See Figure Method for Calculating tWPRE Transitions and Endpoints and see Figure Method for Calculating tWPST Transitions and Endpoints.
  - 2. Commands requiring locked DLL are: READ (and READA) and synchronous ODT commands.
  - 3. The max values are system dependent.
  - 4. WR as programmed in mode register.
  - 5. Value must be rounded-up to next integer value.
  - 6. There is no maximum cycle time limit besides the need to satisfy the refresh interval, tREFI.
  - 7. ODT turn on time (min.) is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time (max.) is when the ODT resistance is fully on. Both are measured from ODTLon.
  - 8. ODT turn-off time (min.) is when the device starts to turn-off ODT resistance. ODT turn-off time (max.) is when the bus is in high impedance. Both are measured from ODTLoff.
  - 9. tWR is defined in ns, for calculation of tWRPDEN it is necessary to round up tWR/tCK to the next integer.
  - 10. WR in clock cycles as programmed in MR0.
  - 11. The maximum read postamble is bound by tDQSCK (min.) plus tQSH (min.) on the left side and tHZ (DQS) (max.) on the right side. See Figure Clock to Data Strobe Relationship.
  - 12. Output timing deratings are relative to the SDRAM input clock. When the device is operated with input clock jitter, this parameter needs to be derated by TBD.
  - 13. Value is only valid for RON34.
  - 14. Single ended signal parameter. Refer to the section of tLZ(DQS), tLZ(DQ), tHZ(DQS), tHZ(DQ) Notes for definition and measurement method.
  - 15. tREFI depends on operating case temperature (TC).
  - 16. tlS(base) and tlH(base) values are for 1V/ns command/address single-ended slew rate and 2V/ns CK, /CK differential slew rate. Note for DQ and DM signals, VREF(DC) = VREFDQ(DC). For input only pins except /RESET, VREF(DC) = VREFCA(DC). See Address/Command Setup, Hold and Derating section.
  - 17. tDS(base) and tDH(base) values are for 1V/ns DQ single-ended slew rate and 2V/ns DQS, /DQS differential slew rate. Note for DQ and DM signals, VREF(DC) = VREFDQ(DC). For input only pins except /RESET, VREF(DC) = VREFCA(DC). See Data Setup, Hold and Slew Rate Derating section.
  - 18. Start of internal write transaction is defined as follows:
    - For BL8 (fixed by MRS and on- the-fly): Rising clock edge 4 clock cycles after WL.
    - For BC4 (on-the-fly): Rising clock edge 4 clock cycles after WL.
    - For BC4 (fixed by MRS): Rising clock edge 2 clock cycles after WL.
  - 19. The maximum read preamble is bound by tLZ(DQS)(min.) on the left side and tDQSCK(max.) on the right side.
  - 20. CKE is allowed to be registered low while operations such as row activation, precharge, auto precharge or refresh are in progress, but power-down IDD spec will not be applied until finishing those operations.
  - 21. Although CKE is allowed to be registered low after a refresh command once tREFPDEN(min.) is satisfied, there are cases where additional time such as tXPDLL(min.) is also required. See Figure Power-Down Entry/Exit Clarifications Case 2.
  - 22.  $tJIT(duty) = \pm \{ 0.07 \text{ x tCK(avg)} [(0.5 (min (tCH(avg), tCL(avg))) \text{ x tCK(avg)}] \}.$  For example, if tCH/tCL was 0.48/0.52, tJIT(duty) would calculate out to  $\pm 125$ ps for DDR3-800. The tCH(avg) and tCL(avg) values listed must not be exceeded.
  - 23. These parameters are measured from a command/address signal (CKE, /CS, /RAS, /CAS, /WE, ODT, BAO, AO, A1, etc.) transition edge to its respective clock signal (CK, /CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), tJIT(cc), etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.
  - 24. These parameters are measured from a data strobe signal ((L/U)DQS, /DQS) crossing to its respective clock signal (CK, /CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), tJIT(cc), etc.), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.
  - 25. These parameters are measured from a data signal ((L/U)DM, DQ, etc.) transition edge to its respective data strobe signal ((L/U)DQS, /DQS) crossing.



- 26. For these parameters, the DDR3 SDRAM device is characterized and verified to support tnPARAM [nCK] = RU{tPARAM [ns] / tCK(avg)}, which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support tnRP = RU{tRP / tCK(avg)}, which is in clock cycles, if all input clock jitter specifications are met. This means: For DDR3-800 6-6-6, of which tRP=15ns, the device will support tnRP = RU{tRP / tCK(avg)} = 6, i.e.as long as the input clock jitter specifications are met, precharge command at Tm and active command at Tm+6 is valid even if (Tm+6 Tm) is less than 15ns due to input clock jitter.
- 27. These parameters should be the larger of the two values, analog (ns) and number of clocks (nCK).
- 28. The tRAS lockout circuit internally delays the Precharge operation until the array restore operation has been completed so that the auto precharge command may be issued with any read or write command.
- 29. Defined between end of MPR read burst and MRS which reloads MPR or disables MPR function.
- 30. One ZQCS command can effectively correct a minimum of 0.5% (ZQCorrection) of RON and RTT impedance error within 64nCK for all speed bins assuming the maximum sensitivities specified in the 'Output Driver Voltage and Temperature Sensitivity' and 'ODT Voltage and Temperature Sensitivity' tables.

The appropriate interval between ZQCS commands can be determined from these tables and other application-specific parameters.

One method for calculating the interval between ZQCS commands, given the temperature (Tdriftrate) and voltage (Vdriftrate) drift rates that the SDRAM is subject to in the application, is illustrated. The interval could be defined

by the following formula:

### ZQ Correction (Tsens X Tdrifrate) + (Vsens X Vdrifrate)

where TSens = max.(dRTTdT, dRONdTM) and VSens = max.(dRTTdV, dRONdVM) define the SDRAM temperature and voltage sensitivities. For example, if TSens = 1.5%/°C, VSens = 0.15%/mV, Tdriftrate = 1°C/sec and Vdriftrate = 15mV/sec, then the interval between ZQCS commands is calculated as:

$$\frac{0.5}{(1.5 \times 1) + (0.15 \times 15)} = 0.133 \approx 128 \text{ms}$$

- 31. The tIS(base) AC135 specifications are adjusted from the tIS(base) specification by adding an additional 100ps of derating to accommodate for the lower alternate threshold of 135mV and another 25ps to account for the earlier reference point [(160mV 135mV)/1V/ns].
- 32. Pulse width of a input signal is defined as the width between the first crossing of VREF(DC) and the consecutive crossing of VREF(DC).
- 33. tDQSL describes the instantaneous differential input low pulse width on DQS /DQS, as measured from one falling edge to the next consecutive rising edge.
- 34. tDQSH describes the instantaneous differential input high pulse width on DQS –/DQS, as measured from one rising edge to the next consecutive falling edge.
- 35. tDQSH,act + tDQSL,act = 1tCK,act; with tXYZ,act being the actual measured value of the respective timing parameter in the application.
- 36. tDSH,act + tDSS,act = 1tCK,act; with tXYZ,act being the actual measured value of the respective timing parameter in the application.
- 37. When the device is operated with input clock jitter, this parameter needs to be derated by the actual tERR(mper),act of the input clock, where  $2 \le m \le 12$ . (output deratings are relative to the SDRAM input clock.)

For example, if the measured jitter into a DDR3-800 SDRAM has tERR(mper), act,min = -172ps and tERR(mper), act,max = +193ps, then tDQSCK,min(derated) = tDQSCK,min - tERR(mper), act,max = -400ps - 193ps = -593ps and tDQSCK,max(derated) = tDQSCK,max - tERR(mper), act,min = 400ps + 172ps = +572ps. Similarly, tLZ(DQ) for DDR3-800 derates to tLZ(DQ), min(derated) = -800ps - 193ps = -993ps and tLZ(DQ), max(derated) = 400ps + 172ps = +572ps.

Note that tERR(mper),act,min is the minimum measured value of tERR(nper) where  $2 \le n \le 12$ , and tERR(mper),act,max is the maximum measured value of tERR(nper) where  $2 \le n \le 12$ .

38. When the device is operated with input clock jitter, this parameter needs to be derated by the actual tJIT(per), act of the input clock. (output deratings are relative to the SDRAM input clock.)

For example, if the measured jitter into a DDR3-800 SDRAM has tCK(avg),act = 2500ps, tJIT(per),act,min = -72ps and tJIT(per),act,max = +93ps, then tRPRE,min(derated) = tRPRE,min + tJIT(per),act,min =  $0.9 \times tCK(avg)$ ,act + tJIT(per),act,min =  $0.9 \times tCK(avg)$ 

Similarly,  $tQH,min(derated) = tQH,min + tJIT(per),act,min = 0.38 \times tCK(avg),act + tJIT(per),act,min = 0.38 \times 2500ps - 72ps = +878ps.$ 



### Clock Jitter [DDR3L-1866, 1600, 1333]

		-HP		-GM		-DK			
Data rate (Mbps)	<u></u>	1866		1600		1333			
Parameter	Symbol	min.	max.	min.	max.	min.	max.	Unit	Notes
Average clock period	tCK(avg)	1070	3333	1250	3333	1500	3333	ps	1
Absolute clock period	tCK(abs)					tJIT(per)min tJIT(per)ma		ps	2
Clock period jitter	tJIT(per)	-60	60	-70	70	-80	80	ps	6
Clock period jitter during DLL locking period	tJIT(per,lck)	-50	50	-60	60	-70	70	ps	6
Cycle to cycle period jitter	tJIT(cc)	-	120	-	140	-	160	ps	7
Cycle to cycle clock period jitter during DLL locking period	tJIT(cc,lck)	-	100	-	120	-	140	ps	7
Cumulative error across 2 cycles	tERR(2per)	-88	88	-103	103	-118	118	ps	8
Cumulative error across 3 cycles	tERR(3per)	-105	105	-122	122	-140	140	ps	8
Cumulative error across 4 cycles	tERR(4per)	-117	117	-136	136	-155	155	ps	8
Cumulative error across 5 cycles	tERR(5per)	-126	126	-147	147	-168	168	ps	8
Cumulative error across 6 cycles	tERR(6per)	-133	133	-155	155	-177	177	ps	8
Cumulative error across 7 cycles	tERR(7per)	-139	139	-163	163	-186	186	ps	8
Cumulative error across 8 cycles	tERR(8per)	-145	145	-169	169	-193	193	ps	8
Cumulative error across 9 cycles	tERR(9per)	-150	150	-175	175	-200	200	ps	8
Cumulative error across 10 cycles	tERR(10per)	-154	154	-180	180	-205	205	ps	8
Cumulative error across 11 cycles	tERR(11per)	-158	158	-184	184	-210	210	ps	8
Cumulative error across 12 cycles	tERR(12per)	-161	161	-188	188	-215	215	ps	8
Cumulative error across n=13, 1449, 50 cycles	tERR(nper)		tERR(nper)min.=(1+0.68In(n) x tJIT(per) min. tERR(nper)max.=(1+0.68In(n) x tJIT(per) max.					ps	9
Average clock high pulse width	tCH(avg)	0.47	0.53	0.47	0.53	0.47	0.53	tCK(avg)	3
Average clock low pulse width	tCL(avg)	0.47	0.53	0.47	0.53	0.47	0.53	tCK(avg)	4
Absolute clock high pulse width	tCH(abs)	0.43	-	0.43	-	0.43	-	tCK(avg)	10,11
Absolute clock low pulse width	tCL(abs)	0.43	-	0.43	-	0.43	-	tCK(avg)	10,11
Duty cycle jitter	tJIT(duty)	-	-	-	-	-	-	ps	5

Notes: 1. tCK (avg) is calculated as the average clock period across any consecutive 200cycle window, where each clock period is calculated from rising edge to rising edge.

$$\left( \sum_{\substack{j=1\\N=200}}^{N} tCKj \right) \! / \! N$$

- 2. tCK (abs) is the absolute clock period, as measured from one rising edge to the next consecutive rising edge.
  - tCK (abs) is not subject to production test.
- 3. tCH (avg) is defined as the average high pulse width, as calculated across any consecutive 200 high pulse.

$$\left(\sum_{\substack{j=1\\N=200}}^{N} tCHj\right) / (N X tCK(avg))$$



4. tCL (avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$\left(\sum_{\substack{j=1\\N=200}}^{N} tCLj\right) / (NX tCK(avg))$$

5. tJIT (duty) is defined as the cumulative set of tCH jitter and tCL jitter. tCH jitter is the largest deviation of any single tCH from tCH (avg). tCL jitter is the largest deviation of any single tCL from tCL (avg). tJIT (duty) is not subject to production test.

tJIT (duty) = Min./Max. of {tJIT (CH), tJIT (CL)}, where:

 $tJIT (CH) = \{tCH_{j} - tCH (avg) where j = 1 to 200\}$ 

 $tJIT (CL) = \{tCL_{i} - tCL (avg) \text{ where } j = 1 \text{ to } 200\}$ 

6. tJIT (per) is defined as the largest deviation of any single tCK from tCK (avg).

 $tJIT (per) = Min./Max. of \{ tCK_i - tCK (avg) where j = 1 to 200 \}$ 

tJIT (per) defines the single period jitter when the DLL is already locked. tJIT (per, lck) uses the same definition for single period jitter, during the DLL locking period only. tJIT (per) and tJIT (per, lck) are not subject to production test.

7. tJIT (cc) is defined as the absolute difference in clock period between two consecutive clock cycles:

tJIT (cc) = Max. of  $\{tCK_{j+1} - tCK_j\}$ 

tJIT (cc) is defines the cycle when the DLL is already locked. tJIT (cc, lck) uses the same definition for cycle-to-cycle jitter, during the DLL locking period only. tJIT (cc) and tJIT (cc, lck) are not subject to production test.


- 8. tERR (nper) is defined as the cumulative error across n multiple consecutive cycles from tCK (avg). tERR (nper) is not subject to production test.
- 9. n = from 13 cycles to 50 cycles. This row defines 38 parameters.
- 10. These parameters are specified per their average values, however it is understood that the following relationship between the average timing and the absolute instantaneous timing hold at all times. (minimum and maximum of spec values are to be used for calculations in the table below.)

Parameter	Symbol	min.	max.	Unit
Absolute clock period	tCK (abs)	tCK (avg)min. + tJIT (per)min.	tCK (avg)max. + tJIT (per)max.	ps
Absolute clock high pulse width	tCH (abs)	tCH (avg)min. $\times$ tCK (avg)min. + tJIT (duty)min.	tCH (avg)max. × tCK (avg)max + tJIT (duty)max.	c. ps
Absolute clock low pulse width	tCL (abs)	tCL (avg)min. → tCK (avg)min. + tJIT (duty)min.	tCL (avg)max. → tCK (avg)max + tJIT (duty)max.	ps

- 11. tCH (abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge.
- 12. tCL(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.



# **Block Diagram**





#### Pin Function

## CK, /CK (input pins)

CK and /CK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of /CK. Output (read) data is referenced to the crossings of CK and /CK (both directions of crossing).

#### /CS (input pin)

All commands are masked when /CS is registered high. /CS provides for external rank selection on systems with multiple ranks. /CS is considered part of the command code.

### /RAS, /CAS, /WE (input pins)

/RAS, /CAS and /WE (along with /CS) define the command being entered.

#### A0 to A15 (input pins)

Provided the row address for active commands and the column address for read/write commands to select one location out of the memory array in the respective bank. (A10(AP) and A12(/BC) have additional functions, see below) The address inputs also provide the op-code during mode register set commands.

#### [Address Pins Table]

Address (A0 to A15)
---------------------

Configuration	Page size	Row address (RA)	Column address (CA)	Note
x8	1KB	AX0 to AX15	AY0 to AY9	_
x16	2KB	AX0 to AX14	AY0 to AY9	

### A10(AP) (input pin)

A10 is sampled during read/write commands to determine whether auto precharge should be performed to the accessed bank after the read/write operation. (high: auto precharge; low: no auto precharge)

A10 is sampled during a precharge command to determine whether the precharge applies to one bank (A10 = low) or all banks (A10 = high). If only one bank is to be precharged, the bank is selected by bank addresses (BA).

## A12(/BC) (input pin)

A12 is sampled during read and write commands to determine if burst chop (on-the-fly) will be performed.

(A12 = high: no burst chop, A12 = low: burst chopped.) See command truth table for details.

### BA0 to BA2 (input pins)

BA0, BA1 and BA2 define to which bank an active, read, write or precharge command is being applied. BA0 and BA1 also determine which mode register (MR0 to MR3) is to be accessed during a MRS cycle.

## [Bank Select Signal Table]

	BA0	BA1	BA2
Bank 0	L	L	L
Bank 1	Н	L	L
Bank 2	L	Н	L
Bank 3	Н	Н	L
Bank 4	L	L	Н
Bank 5	Н	L	Н
Bank 6	L	Н	Н
Bank 7	Н	Н	Н

Remark: H: VIH. L: VIL.



### CKE (input pin)

CKE high activates, and CKE low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE low provides precharge power-down and self-refresh operation (all banks idle), or active power-down (row active in any bank). CKE is asynchronous for self-refresh exit. After VREF has become stable during the power-on and initialization sequence, it must be maintained for proper operation of the CKE receiver. For proper self-refresh entry and exit, VREF must be maintained to this input. CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, /CK, ODT and CKE are disabled during power-down. Input buffers, excluding CKE, are disabled during self-refresh.

#### DM, DMU, DML (input pins)

DM is an input mask signal for write data. Input data is masked when DM is sampled high coincident with that input data during a write access. DM is sampled on both edges of DQS.

### DQ0 to DQ15 (input/output pins)

Bi-directional data bus.

### DQS, /DQS, DQSU, /DQSU, DQSL, /DQSL (input/output pins)

Output with read data, input with write data. Edge-aligned with read data, center-aligned with write data. The data strobe DQS is paired with differential signal /DQS to provide differential pair signaling to the system during READs and WRITEs.

### /RESET (input pin)

/RESET is a CMOS rail to rail signal with DC high and low at 80% and 20% of VDD (1.20V for DC high and 0.30V for DC low).

It is negative active signal (active low) and is referred to GND. There is no termination required on this signal. It will be heavily loaded across multiple chips. /RESET is destructive to data contents.

### **ODT** (input pin)

ODT (registered high) enables termination resistance internal to the DDR3 SDRAM. When enabled, ODT is applied to each DQ, DQSU, /DQSU, DQSL, /DQSL, DMU, and DML signal. The ODT pin will be ignored if the mode register (MR1) is programmed to disable ODT.

### ZQ (supply)

Reference pin for ZQ calibration.

## VDD, VSS, VDDQ, VSSQ (power supply pins)

VDD and VSS are power supply pins for internal circuits. VDDQ and VSSQ are power supply pins for the output buffers.

### VREFCA, VREFDQ (power supply pins)

Reference voltage



# **Command Operation**

### **Command Truth Table**

The DDR3 SDRAM recognizes the following commands specified by the /CS, /RAS, /CAS, /WE and address pins.

		CKE										
	-	Previous	Current	_				BA0 to	A12	A10	A0-15	
Function	Symbol	cycle	cycle	/CS	/RAS	/CAS	ΜE	BA2	(/BS)	(AP)	(Add.)	Note
Mode register set	MRS	Н	Н	L	L	L	L	BA	op-code			
Auto refresh	REF	Н	Н	L	L	L	Н	V	V	V	V	
Self refresh entry	SELF	Н	L	L	L	L	Н	V	V	V	V	6,8,11
Self refresh exit	SELEX	L	Н	Н	Χ	Χ	Χ	Χ	Χ	Χ	Χ	6,8,7,
		L	Н	L	Н	Н	Н	V	V	V	V	11
Single bank precharge	PRE	Н	Н	L	L	Н	L	BA	V	L	V	
Precharge all banks	PALL	Н	Н	L	L	Н	L	V	V	Н	V	
Bank activate	ACT	Н	Н	L	L	Н	Н	BA	RA			12
Write(Fixed BL)	WRIT	Н	Н	L	Н	L	L	BA	V	L	CA	
Write(BC4, on the fly)	WRS4	Н	Н	L	Н	L	L	BA	L	L	CA	
Write(BL8, on the fly)	WRS8	Н	Н	L	Н	L	L	BA	Н	L	CA	
Write with auto precharge (Fixed BL)	WRITA	Н	Н	L	Н	L	L	BA	V	Н	CA	
Write with auto precharge (BC4, on the fly)	WRAS4	Н	Н	L	Н	L	L	BA	L	Н	CA	
Write with auto precharge (BL8, on the fly)	WRAS8	Н	Н	L	Н	L	L	ВА	Н	Н	CA	
Read(Fixed BL)	READ	Н	Н	L	Н	L	Н	BA	V	L	CA	
Read (BC4, on the fly)	RDS4	Н	Н	L	Н	L	Н	BA	L	L	CA	
Read (BL8, on the fly)	RDS8	Н	Н	L	Н	L	Н	BA	Н	L	CA	
Read with auto precharge (Fixed BL)	READA	Н	Н	L	Н	L	Н	ВА	V	Н	CA	
Read with auto precharge (BC4, on the fly)	RDAS4	Н	Н	L	Н	L	Н	ВА	L	Н	CA	
Read with auto precharge (BL8, on the fly)	RDAS8	Н	Н	L	Н	L	Н	ВА	Н	Н	CA	
No operation	NOP	Н	Н	L	Н	Н	Н	V	V	V	V	9
Device deselect	DESL	Н	Н	Н	Х	Х	Χ	Х	Χ	Х	Х	10
Power down mode entry	PDEN	Н	L	Н	Х	Х	Χ	Χ	Χ	Х	Χ	5,11
•		Н	L	L	Н	Н	Н	V	V	V	V	_
Power down mode exit	PDEX	L	Н	Н	Х	Х	Χ	Х	Χ	Х	Χ	5,11
		L	Н	L	Н	Н	Н	V	V	V	V	_
ZQ calibration long	ZQCL	Н	Н	L	Н	Н	L	Χ	Χ	Н	Χ	
ZQ calibration short	ZQCS	Н	Н	L	Н	Н	L	Χ	Χ	L	Χ	

Remark: H = VIH; L = VIL; V = VIH or VIL(defined logical level).

X = Don't care (defined or undefined, including floating around VREF) logical level.

BA = Bank Address. RA = Row Address. CA = Column Address. /BC = Bust Chop.



- Notes: 1. All DDR3 commands are defined by states of /CS, /RAS, /CAS, /WE and CKE at the rising edge of the clock. The most significant bit (MSB) of BA, RA, and CA are device density and configuration dependent.
  - 2. /RESET is an active low asynchronous signal that must be driven high during normal operation
  - 3. Bank Addresses (BA) determine which bank is to be operated upon. For MRS, BA selects an mode register.
  - Burst READs or WRITEs cannot be terminated or interrupted and fixed/on the fly BL will be defined by MRS.
  - 5. The power-down mode does not perform any refresh operations.
  - 6. The state of ODT does not affect the states described in this table. The ODT function is not available during self-refresh.
  - 7. Self-refresh exit is asynchronous.
  - 8. VREF (both VREFDQ and VREFCA) must be maintained during self-refresh operation. VREFDQ supply may be turned off and VREFDQ may take any value between VSS and VDD during self-refresh operation, provided that VREFDQ is valid and stable prior to CKE going back high and that first write operation or first write leveling activity may not occur earlier than 512 nCK after exit from self-refresh.
  - 9. The No Operation command (NOP) should be used in cases when the DDR3 SDRAM is in an idle or a wait state. The purpose of the NOP command is to prevent the DDR3 SDRAM from registering any unwanted commands between operations. A NOP command will not terminate a previous operation that is still executing, such as a burst read or write cycle.
  - 10. The DESL command performs the same function as a NOP command.
  - 11. Refer to the CKE Truth Table for more detail with CKE transition.
  - 12. No more than 4 banks may be activated in a rolling tFAW window. Converting to clocks is done by dividing tFAW (ns) by tCK (ns) and rounding up to next integer value. As an example of the rolling window, if (tFAW/tCK) rounds up to 10 clocks, and an activate command is issued in clock N, no more than three further activate commands may be issued in clock N+1 through N+9.

### No Operation Command [NOP]

The No Operation command (NOP) should be used in cases when the DDR3 SDRAM is in an idle or a wait state. The purpose of the NOP command is to prevent the DDR3 SDRAM from registering any unwanted commands between operations. A NOP command will not terminate a previous operation that is still executing, such as a burst read or write cycle.

The no operation (NOP) command is used to instruct the selected DDR3 SDRAM to perform a NOP (/CS low, /RAS, /CAS, /WE high). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

#### **Device Deselect Command [DESL]**

The deselect function (/CS high) prevents new commands from being executed by the DDR3 SDRAM. The DDR3 SDRAM is effectively deselected. Operations already in progress are not affected.

# Mode Register Set Command [MR0 to MR3]

The mode registers are loaded via row address inputs. See mode register descriptions in the Programming the mode register section. The mode register set command can only be issued when all banks are idle, and a subsequent executable command cannot be issued until tMRD is met.

### **Bank Activate Command [ACT]**

This command is used to open (or activate) a row in a particular bank for a subsequent access. The values on the BA inputs select the bank, and the address provided on row address inputs selects the row. This row remains active (or open) for accesses until a precharge command is issued to that bank. A precharge command must be issued before opening a different row in the same bank.

Note: No more than 4 banks may be activated in a rolling tFAW window. Converting to clocks is done by dividing tFAW (ns) by tCK (ns) and rounding up to next integer value. As an example of the rolling window, if (tFAW/tCK) rounds up to 10 clocks, and an activate command is issued in clock N, no more than three further activate commands may be issued in clock N+1 through N+9.



### Read Command [READ, RDS4, RDS8, READA, RDAS4, RDAS8]

The read command is used to initiate a burst read access to an active row. The values on the BA inputs select the bank, and the address provided on column address inputs selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the read burst; if auto precharge is not selected, the row will remain open for subsequent accesses.

### Write Command [WRIT, WRS4, WRS8, WRITA, WRAS4, WRAS8]

The write command is used to initiate a burst write access to an active row. The values on the BA inputs select the bank, and the address provided on column address inputs selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the write burst; if auto precharge is not selected, the row will remain open for subsequent accesses. Input data appearing on the DQ is written to the memory array subject to the DM input logic level appearing coincident with the data. If a given DM signal is registered low, the corresponding data will be written to memory; if the DM signal is registered high, the corresponding data inputs will be ignored, and a write will not be executed to that byte/column location.

### Precharge Command [PRE, PALL]

The precharge command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access a specified time (tRP) after the precharge command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA select the bank. Otherwise BA are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any read or write commands being issued to that bank. A precharge command will be treated as a NOP if there is no open row in that bank (idle state), or if the previously open row is already in the process of precharging.

### Auto precharge Command [READA, WRITA]

Before a new row in an active bank can be opened, the active bank must be precharged using either the precharge command or the auto precharge function. When a read or a write command is given to the DDR3 SDRAM, the /CAS timing accepts one extra address, column address A10, to allow the active bank to automatically begin precharge at the earliest possible moment during the burst read or write cycle. If A10 is low when the read or write command is issued, then normal read or write burst operation is executed and the bank remains active at the completion of the burst sequence. If A10 is high when the read or write command is issued, then the auto precharge function is engaged. During auto precharge, a read command will execute as normal with the exception that the active bank will begin to precharge on the rising edge which is (AL\* + tRTP) cycles later from the read with auto precharge command.

Auto precharge can also be implemented during write commands. The precharge operation engaged by the Auto precharge command will not begin until the last data of the burst write sequence is properly stored in the memory array.

This feature allows the precharge operation to be partially or completely hidden during burst read cycles (dependent upon /CAS latency) thus improving system performance for random data access. The tRAS lockout circuit internally delays the Precharge operation until the array restore operation has been completed so that the auto precharge command may be issued with any read or write command.

Note: AL (Additive Latency), refer to Posted /CAS description in the Register Definition section.

### **Auto-Refresh Command [REF]**

Auto-refresh is used during normal operation of the DDR3 SDRAM and is analogous to /CAS-before-/RAS (CBR) refresh in FPWEDO DRAM. This command is nonpersistent, so it must be issued each time a refresh is required. The addressing is generated by the internal refresh controller. This makes the address bits a "Don't Care" during an auto-refresh command.

A maximum of eight auto-refresh commands can be posted to any given DDR3, meaning that the maximum absolute interval between any auto-refresh command and the next auto-refresh command is  $9 \times tREFI$ . This maximum absolute interval is to allow DDR3 output drivers and internal terminators to automatically recalibrate compensating for voltage and temperature changes.



### Self-Refresh Command [SELF]

The self-refresh command can be used to retain data in the DDR3, even if the rest of the system is powered down. When in the self-refresh mode, the DDR3 retains data without external clocking. The self-refresh command is initiated like an auto-refresh command except CKE is disabled (low). The DLL is automatically disabled upon entering self-refresh and is automatically enabled and reset upon exiting self-refresh. The active termination is also disabled upon entering self-refresh and enabled upon exiting self-refresh. (512 clock cycles must then occur before a read command can be issued). Input signals except CKE are "Don't Care" during self-refresh. The procedure for exiting self-refresh requires a sequence of commands. First, CK and /CK must be stable prior to CKE going back high. Once CKE is high, the DDR3 must have NOP commands issued for tXSDLL because time is required for the completion of any internal refresh in progress. A simple algorithm for meeting both refresh, DLL requirements and out-put calibration is to apply NOPs for 512 clock cycles before applying any other command to allow the DLL to lock and the output drivers to recalibrate.

### ZQ calibration Command [ZQCL, ZQCS]

ZQ calibration command (short or long) is used to calibrate DRAM RON and ODT values over PVT.

ZQ Calibration Long (ZQCL) command is used to perform the initial calibration during power-up initialization sequence.

ZQ Calibration Short (ZQCS) command is used to perform periodic calibrations to account for VT variations.

All banks must be precharged and tRP met before ZQCL or ZQCS commands are issued by the controller.

ZQ calibration commands can also be issued in parallel to DLL lock time when coming out of self-refresh.



#### **CKE Truth Table**

	CKE				
Current state*2	Previous cycle (n-1)*1	Current Command (n)*3 cycle (n)*1 /CS, /RAS, /CAS, /WE		Operation (n) <sup>*3</sup>	Notes
Power-down	L	L	×	Maintain power-down	14, 15
	L	Н	DESL or NOP	Power-down exit	11, 14
Self-refresh	L	L	×	Maintain self-refresh	15, 16
	L	Н	DESL or NOP	Self-refresh exit	8, 12, 16
Bank Active	Н	L	DESL or NOP	Active power-down entry	11, 13, 14
Reading	Н	L	DESL or NOP	Power-down entry	11, 13, 14, 17
Writing	Н	L	DESL or NOP	Power-down entry	11, 13, 14, 17
Precharging	Н	L	DESL or NOP	Power-down entry	11, 13, 14, 17
Refreshing	Н	L	DESL or NOP	Precharge power-down entry	11
All banks idle	Н	L	DESL or NOP	Precharge power-down entry	11, 13, 14, 18
	Н	L	REFRESH	Self-refresh entry	9, 13, 18
Any state other than listed above	Н	Н	Refer to the Command	Truth Table	10


Remark: H = VIH. L = VIL. × = Don't care

Notes: 1. CKE (n) is the logic state of CKE at clock edge n; CKE (n-1) is the state of CKE at the previous clock edge.

- 2. Current state is the state of the DDR3 SDRAM immediately prior to clock edge n.
- 3. Command (n) is the command registered at clock edge n, and operation (n) is a result of Command (n). ODT is not included here.
- 4. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 5. The state of ODT does not affect the states described in this table. The ODT function is not available during self-refresh.
- 6. CKE must be registered with the same value on tCKE (min.) consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the tCKE (min.) clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of tIS + tCKE (min.) + tIH.
- 7. DESL and NOP are defined in the Command Truth Table.
- 8. On self-refresh exit, DESL or NOP commands must be issued on every clock edge occurring during the tXS period. Read or ODT command may be issued only after tXSDLL is satisfied.
- 9. Self-refresh mode can only be entered from the all banks idle state.
- 10. Must be a legal command as defined in the Command Truth Table.
- 11. Valid commands for power-down entry and exit are NOP and DESL only.
- 12. Valid commands for self-refresh exit are NOP and DESL only.
- 13. Self-refresh can not be entered while read or write operations, (extended) mode register set operations or precharge operations are in progress. See section Power-Down and self-refresh Command for a detailed list of restrictions.
- 14. The power-down does not perform any refresh operations.
- 16. VREF (both VREFDQ and VREFCA) must be maintained during self-refresh operation. VREFDQ supply may be turned off and VREFDQ may take any value between VSS and VDD during self-refresh operation, provided that VREFDQ is valid and stable prior to CKE going back high and that first write operation or first write leveling activity may not occur earlier than 512 nCK after exit from self-refresh.
- 17. If all banks are closed at the conclusion of the read, write or precharge command, the precharge power-down is entered, otherwise active power-down is entered.
- 18. Idle state means that all banks are closed (tRP, tDAL, etc. satisfied), no data bursts are in progress. CKE is high and all timings from previous operation are satisfied (tMRD, tMOD, tRFC, tZQinit, tZQoper, tZQCS, etc.) as well as all self-refresh exit and power-down exit parameters are satisfied (tXS, tXP, tXPDLL, etc).



# **Simplified State Diagram**





#### **RESET and Initialization Procedure**

#### **Power-Up and Initialization Sequence**

- Apply power (/RESET is recommended to be maintained below 0.2 × VDD, (all other inputs may be undefined).)
   /RESET needs to be maintained for minimum 200μs with stable power. CKE is pulled low anytime before /RESET being de-asserted (min. time 10ns). The power voltage ramp time between 300mV to VDD (min.) must be no greater than 200ms; and during the ramp, VDD > VDDQ and (VDD VDDQ) < 0.3V.</li>
- VDD and VDDQ are driven from a single power converter output

AND

 The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side. In addition, VTT is limited to 0.95V max once power ramp is finished,


AND

• VREF tracks VDDQ/2.

OR

- Apply VDD without any slope reversal before or at the same time as VDDQ.
- Apply VDDQ without any slope reversal before or at the same time as VTT and VREF.
- The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side.
- 2. After /RESET is de-asserted, wait for another 500μs until CKE become active. During this time, the DRAM will start internal state initialization; this will be done independently of external clocks.
- 3. Clocks (CK, /CK) need to be started and stabilized for at least 10ns or 5tCK (which is larger) before CKE goes active. Since CKE is a synchronous signal, the corresponding set up time to clock (tIS) must be met. Also a NOP or DESL command must be registered (with tIS set up time to clock) before CKE goes active. Once the CKE registered "high" after Reset, CKE needs to be continuously registered high until the initialization sequence is finished, including expiration of tDLLK and tZQinit.
- 4. The DDR3 SDRAM will keep its on-die termination in high-impedance state during /RESET being asserted at least until CKE being registered high. Therefore, the ODT signal may be in undefined state until tIS before CKE being registered high. After that, the ODT signal must be kept inactive (low) until the power-up and initialization sequence is finished, including expiration of tDLLK and tZQinit.
- 5. After CKE being registered high, wait minimum of tXPR, before issuing the first MRS command to load mode register. (tXPR = max. (tXS; 5 × tCK)
- 6. Issue MRS command to load MR2 with all application settings. (To issue MRS command for MR2, provide low to BA0 and BA2, high to BA1.)
- 7. Issue MRS command to load MR3 with all application settings. (To issue MRS command for MR3, provide low to BA2, high to BA0 and BA1.)
- 8. Issue MRS command to load MR1 with all application settings and DLL enabled. (To issue DLL Enable command, provide low to A0, high to BA0 and low to BA1 and BA2).
- 9. Issue MRS command to load MR0 with all application settings and DLL reset. (To issue DLL reset command, provide high to A8 and low to BA0 to BA2).
- 10. Issue ZQCL command to start ZQ calibration.
- 11. Wait for both tDLLK and tZQinit completed.
- 12. The DDR3 SDRAM is now ready for normal operation.






Reset and Initialization Sequence at Power-On Ramping

### Reset and Initialization with Stable Power

The following sequence is required for /RESET at no power interruption initialization.

- 1. Assert /RESET below 0.2 × VDD anytime when reset is needed (all other inputs may be undefined). /RESET needs to be maintained for minimum 100ns. CKE is pulled low before /RESET being de-asserted (minimum time 10ns).
- 2. Follow Power-Up Initialization Sequence steps 2 to 11.
- 3. The reset sequence is now completed; DDR3 SDRAM is ready for normal operation.



**Reset Procedure at Power Stable Condition** 




### **Programming the Mode Register**

For application flexibility, various functions, features and modes are programmable in four mode registers, provided by the DDR3 SDRAM, as user defined variables, and they must be programmed via a Mode Register Set (MRS) command. As the default values of the Mode Registers (MR#) are not defined, content of mode registers must be fully initialized and/or re-initialized, i.e. written, after Power-up and/or reset for proper operation. Also the contents of the mode registers can be altered by re-executing the MRS command during normal operation. When programming the mode registers, even if the user chooses to modify only a sub-set of the MRS fields, all address fields within the accessed mode register must be redefined when the MRS command is issued. MRS command and DLL Reset does not affect array contents, which means these commands can be executed any time after power-up without affecting the array contents.

The mode register set command cycle time, tMRD is required to complete the write operation to the mode register and is the minimum time required between two MRS commands. The MRS command to non-MRS command delay, tMOD, is required for the DRAM to update the features except DLL reset and is the minimum time required from an MRS command to a non-MRS command excluding NOP and DESL. The mode register contents can be changed using the same command and timing requirements during normal operation as long as the DRAM is in idle state, i.e. all banks are in the precharged state with tRP satisfied, all data bursts are completed and CKE is already high prior to writing into the mode register. The mode registers are divided into various fields depending on the functionality and/or modes.


### Mode Register Set Command Cycle Time (tMRD)

tMRD is the minimum time required from an MRS command to the next MRS command. As DLL enable and DLL reset are both MRS commands, tMRD is applicable between MRS to MR1 for DLL enable and MRS to MR0 for DLL reset, and not tMOD.



### MRS Command to Non-MRS Command Delay (tMOD)

tMOD is the minimum time required from an MRS command to a non-MRS command excluding NOP and DESL. Note that additional restrictions may apply, for example, MRS to MR0 for DLL reset followed by read.






## DDR3 SDRAM Mode Register 0 [MR0]

The Mode Register MR0 stores the data for controlling various operating modes of DDR3 SDRAM.

It controls burst length, read burst type, /CAS latency, test mode, DLL reset, WR and DLL control for precharge power-down, which include various vendor specific options to make DDR3 SDRAM useful for various applications. The mode register is written by asserting low on /CS, /RAS, /CAS, /WE, BA0 and BA1, while controlling the states of address pins according to the table below.



Notes: 1. BA2 and A13 ~ A15 are reserved for future use and must be programmed to 0 during MRS.

2. WR (Write Recovery for autoprecharge) min in clock cycle is calculated by dividing tWR (in ns) by tCK (in ns) and rounding up to the next integer:

WR min [cycles] = roundup (tWR [ns] / tCK [ns]).


The WR value in the mode register must be programmed to be equal or larger than WR min. The programmed WR value is used with tRP to determine tDAL.

### **MR0 Programming**



# DDR3 SDRAM Mode Register 1 [MR1]

The Mode Register MR1 stores the data for enabling or disabling the DLL, output driver strength, RTT\_Nom impedance, additive latency, write leveling enable and Qoff. The Mode Register 1 is written by asserting low on /CS, /RAS, /CAS, /WE, high on BA0 and low on BA1, while controlling the states of address pins according to the table below



Notes: 1. BA2, A8, A10, A11 and A13 ~ A15 are reserved for future use (RFU) and must be programmed to 0 during MRS.


- Outputs disabled DQ, DQS, /DQS.
  - 3. RZQ = 240 Ohm
  - 4. If RTT\_Nom is used during writes, only the values RZQ/2, RZQ/4 and RZQ/6 are allowed.
  - In write leveling mode (MR1[bit7] = 1) with MR1[bit12] = 1, all RTT\_Nom settings are allowed; in write leveling mode (MR1[bit7] = 1) with MR1[bit12] = 0, only RTT\_Nom settings of RZQ/2, RZQ/4 and RZQ/6 are allowed

## **MR1 Programming**



### DDR3 SDRAM Mode Register 2 [MR2]

The Mode Register MR2 stores the data for controlling refresh related features, RTT\_WR impedance and /CAS write latency (CWL). The Mode Register 2 is written by asserting low on /CS, /RAS, /CAS, /WE, high on BA1 and low on BA0, while con-trolling the states of address pins according to the table below.



Notes: 1. BA2, A8 and A11 to A15 are RFU and must be programmed to 0 during MRS.


- 2. The Rtt\_WR value can be applied during writes even when Rtt\_Nom is desabled. During write leveling, Dynamic ODT is not available.
- Optional in DDR3 SDRAM: If PASR (Partial Array Self-Refresh) is enabled, data located in areas of the array beyond the specified address range will be lost if self-refresh is entered. Data integrity will be maintained if tREF conditions are met and no self-refresh command is issued.

# **MR2 Programming**



## DDR3 SDRAM Mode Register 3 [MR3]

The Mode Register MR3 controls Multi Purpose Registers (MPR). The Mode Register 3 is written by asserting low on /CS, /RAS, /CAS, /WE, high on BA1 and BA0, while controlling the states of address pins according to the table below.



Notes: 1. BA2, A3 to A15 are reserved for future use (RFU) and must be programmed to 0 during MRS.

- 2. The predefined pattern will be used for read synchronization.
- 3. When MPR control is set for normal operation, MR3 A[2]=0, MR3 A[1:0] will be ignored.

**MR3 Programming** 



### **Burst Length (MR0)**

Read and write accesses to the DDR3 are burst oriented, with the burst length being programmable, as shown in the figure MR0 Programming. The burst length determines the maximum number of column locations that can be accessed for a given read or write command. Burst length options include fixed BC4, fixed BL8, and on the fly which allows BC4 or BL8 to be selected coincident with the registration of a read on write command Via A12 (/BC).

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

#### **Burst Chop**

In case of burst length being fixed to 4 by MR0 setting, the internal write operation starts two clock cycles earlier than for the BL8 mode. This means that the starting point for tWR and tWTR will be pulled in by two clocks. In case of burst length being selected on the fly via A12(/BC), the internal write operation starts at the same point in time like a burst of 8 write operation. This means that during on-the-fly control, the starting point for tWR and tWTR will not be pulled in by two clocks.

### **Burst Type (MR0)**

### [Burst Length and Sequence]

Burst length	Burst length Operation Starting address (A2, A1, A0)		Sequential addressing (decimal)	Interleave addressing (decimal)	
4 (Burst chop)	READ	000	0, 1, 2, 3, T, T, T, T	0, 1, 2, 3, T, T, T, T	
		001	1, 2, 3, 0, T, T, T, T	1, 0, 3, 2, T, T, T, T	
		010	2, 3, 0, 1, T, T, T, T	2, 3, 0, 1, T, T, T, T	
		011	3, 0, 1, 2, T, T, T, T	3, 2, 1, 0, T, T, T, T	
		100	4, 5, 6, 7, T, T, T, T	4, 5, 6, 7, T, T, T, T	
		101	5, 6, 7, 4, T, T, T, T	5, 4, 7, 6, T, T, T, T	
		110	6, 7, 4, 5, T, T, T, T	6, 7, 4, 5, T, T, T, T	
		111	7, 4, 5, 6, T, T, T, T	7, 6, 5, 4, T, T, T, T	
	WRITE	0VV	0, 1, 2, 3, X, X, X, X	0, 1, 2, 3, X, X, X, X	
		1VV	4, 5, 6, 7, X, X, X, X	4, 5, 6, 7, X, X, X, X	
8	READ	000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7	
		001	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6	
		010	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5	
		011	3, 0, 1, 2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4	
		100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3	
		101	5, 6, 7, 4, 1, 2, 3, 0	5, 4, 7, 6, 1, 0, 3, 2	
		110	6, 7, 4, 5, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1	
		111	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0	
	WRITE	VVV	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7	

Remark: T: Output driver for data and strobes are in high impedance.

V: A valid logic level (0 or 1), but respective buffer input ignores level on input pins.

X: Don't Care.

Notes: 1. Page length is a function of I/O organization and column addressing

2. 0...7 bit number is value of CA [2:0] that causes this bit to be the first read during a burst.



## DLL Enable (MR1)

The DLL must be enabled for normal operation. DLL enable is required during power-up initialization, and upon returning to normal operation after having the DLL disabled. The DLL is automatically disabled when entering self-refresh operation and is automatically re-enabled upon exit of self-refresh operation. Any time the DLL is enabled and subsequently reset, tDLLK clock cycles must occur before a read or synchronous ODT command can be issued to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in a violation of the tDQSCK, tAON or tAOF parameters. During tDLLK, CKE must continuously be registered high.

DDR3 SDRAM does not require DLL for any write operation. DDR3 does not require DLL to be locked prior to any write operation. DDR3 requires DLL to be locked only for read operation and to achieve synchronous ODT timing.

## **DLL-off Mode**

DDR3 DLL-off mode is entered by setting MR1 bit A0 to 1; this will disable the DLL for subsequent operations until A0 bit set back to 0. The MR1 A0 bit for DLL control can be switched either during initialization or later.


The DLL-off mode operations listed below are an optional feature for DDR3. The maximum clock frequency for DLL-off mode is specified by the parameter tCKDLL\_OFF. There is no minimum frequency limit besides the need to satisfy the refresh interval, tREFI.

Due to latency counter and timing restrictions, only one value of /CAS Latency (CL) in MR0 and CAS Write Latency (CWL) in MR2 are supported. The DLL-off mode is only required to support setting of both CL = 6 and CWL = 6.

DLL-off mode will affect the Read data Clock to Data Strobe relationship (tDQSCK) but not the Data Strobe to Data relationship (tDQSQ, tQH, tQHS). Special attention is needed to line up Read data to controller time domain.

Comparing with DLL-on mode, where tDQSCK starts from the rising clock edge (AL + CL) cycles after the Read command, the DLL-off mode tDQSCK starts (AL + CL - 1) cycles after the read command. Another difference is that tDQSCK may not be small compared to tCK (it might even be larger than tCK) and the difference between tDQSCK (min.). and tDQSCK (max.) is significantly larger than in DLL-on mode.

The timing relations on DLL-off mode READ operation are shown at following Timing Diagram (CL = 6, BL8):






### DLL on/off switching procedure

DDR3 DLL-off mode is entered by setting MR1 bit A0 to "1"; this will disable the DLL for subsequent operations until A0 bit set back to "0".

### DLL "on" to DLL "off" Procedure

To switch from DLL "on" to DLL "off" requires the frequency to be changed during self-refresh outlined in the following procedure:

- 1. Starting from Idle state (all banks pre-charged, all timings fulfilled, and DRAMs On-die Termination resistors, RTT, must be in high impedance state before MRS to MR1 to disable the DLL.)
- 2. Set MR1 Bit A0 to "1" to disable the DLL.
- 3. Wait tMOD.
- 4. Enter self-refresh mode; wait until (tCKSRE) satisfied.
- 5. Change frequency, in guidance with Input Clock Frequency Change during Precharge Power-Down section.
- 6. Wait until a stable clock is available for at least (tCKSRX) at DRAM inputs. After stable clock, wait tCKSRX before issuing SRX command.
- 7. Starting with the self-refresh exit command, CKE must continuously be registered high until all tMOD timings from any MRS command are satisfied. In addition, if any ODT features were enabled in the mode registers when self-refresh mode was entered, the ODT signal must continuously be registered low until all tMOD timings from any MRS command are satisfied. If both ODT features were disabled in the mode registers when self-refresh mode was entered, ODT signal can be registered low or high.
- 8. Wait tXS, then set mode registers with appropriate values (especially an update of CL, CWL and WR may be necessary. A ZQCL command may also be issued after tXS).
- 9. Wait for tMOD, then DRAM is ready for next command.




**DLL Switch Sequence from DLL-on to DLL-off** 



#### DLL "off" to DLL "on" Procedure

To Switch from DLL "off" to DLL "on" (with required frequency change) during Self-Refresh:

- 1. Starting from Idle state (all banks pre-charged, all timings fulfilled and DRAMs On-die Termination resistors (RTT) must be in high impedance state before Self-Refresh mode is entered.)
- 2. Enter Self-refresh Mode, wait until tCKSRE satisfied.
- 3. Change frequency, in guidance with Input Clock Frequency Change during Precharge Power-Down section.
- 4. Wait until a stable clock is available for at least (tCKSRX) at DRAM inputs.
- 5. Starting with the self-refresh exit command, CKE must continuously be registered high until all tDLLK timing from subsequent DLL Reset command is satisfied. In addition, if any ODT features were enabled in the mode registers when self-refresh mode was entered, the ODT signal must continuously be registered low until tDLLK timings from subsequent DLL Reset command is satisfied. If both ODT features are disabled in the mode registers when Self-refresh mode was entered, ODT signal can be registered low or high.
- 6. Wait tXS, then set MR1 bit A0 to "0" to enable the DLL.
- 7. Wait tMRD, then set MR0 bit A8 to "1" to start DLL Reset.
- 8. Wait tMRD, and then set mode registers with appropriate values (especially an update of CL, CWL and WR may be necessary. After tMOD is satisfied from any proceeding MRS command, a ZQCL command may also be issued during or after tDLLK.)
- Wait for tMOD, and then DRAM is ready for next command (remember to wait tDLLK after DLL Reset before applying command requiring a locked DLL). In addition, wait also for tZQoper in case a ZQCL command was issued.



DLL Switch Sequence from DLL-Off to DLL-On



# Additive Latency (MR1)

A posted /CAS read or write command when issued is held for the time of the Additive Latency (AL) before it is issued inside the device. The read or write posted /CAS command may be issued with or without auto precharge. The Read Latency (RL) is controlled by the sum of AL and the /CAS latency (CL).

The value of AL is also added to compute the overall Write Latency (WL).

MRS (1) bits A4 and A3 are used to enable Additive latency.

### MRS1

A4	A3	AL*
0	0	0 (posted CAS disabled)
0	1	CL - 1
1	0	CL – 2
1	1	Reserved


Note: AL has a value of CL - 1 or CL - 2 as per the CL value programmed in the /CAS latency MRS setting.



### Write Leveling (MR1)

For better signal integrity, DDR3 memory module adopts fly by topology for the commands, addresses, control signals and clocks. The fly by topology has benefits for reducing number of stubs and their length but in other aspect, causes flight time skew between clock and strobe at every DRAM on DIMM. It makes Controller hard to maintain tDQSS, tDSS and tDSH specification. Therefore, the controller should support 'write leveling' in DDR3 SDRAM to compensate the skew.

Write leveling is a scheme to adjust DQS to CK relationship by the controller, with a simple feedback provided by the DRAM. The memory controller involved in the leveling must have adjustable delay setting on DQS to align the rising edge of DQS with that of the clock at the DRAM pin. DRAM asynchronously feeds back CK, sampled with the rising edge of DQS, through the DQ bus. The controller repeatedly delays DQS until a transition from 0 to 1 is detected. The DQS delay established through this exercise would ensure tDQSS, tDSS and tDSH specification. A conceptual timing of this scheme is shown as below.



DQS, /DQS driven by the controller during leveling mode must be terminated by the DRAM, based on the ranks populated. Similarly, the DQ bus driven by the DRAM must also be terminated at the controller.

One or more data bits should carry the leveling feedback to the controller across the DRAM configurations  $\times$ 16. On a  $\times$ 16 device, both byte lanes should be leveled independently. Therefore, a separate feedback mechanism should be available for each byte lane. The upper data bits should provide the feedback of the upper diff\_DQS (diff\_DQSU) to clock relationship whereas the lower data bits would indicate the lower diff\_DQS (diff\_DQSL) to clock relationship.

## DRAM Setting for Write Leveling and DRAM Termination Function in That Mode

DRAM enters into write leveling mode if A7 in MR1 set 1. And after finishing leveling, DRAM exits from write leveling mode if A7 in MR1 set 0 (MR1 Setting Involved in the Leveling Procedure table).

Note that in write leveling mode, only DQS/DQS terminations are activated and deactivated via ODT pin, not like normal operation (refer to the DRAM Termination Function in The Leveling Mode table)

#### [MR1 Setting Involved in the Leveling Procedure]

Function	MR1 bit	Enable	Disable	Note
Write leveling enable	A7	1	0	
Output buffer mode (Qoff)	A12	0	1	1

Note: 1. Output buffer mode definition is consistent with DDR2

### [DRAM Termination Function in The Leveling Mode]

ODT pin@DRAM	DQS, /DQS termination	DQs termination
De-asserted	Off	Off
Asserted	On	Off

Note: In write leveling mode with its output buffer disabled (MR1 [bit7] = 1 with MR1 [bit12] = 1) all RTT\_Nom settings are allowed; in write leveling mode with its output buffer enabled (MR1 [bit7] = 1 with MR1 [bit12] = 0) only RTT\_Nom settings of RZQ/2, RZQ/4 and RZQ/6 are allowed.




#### Write Leveling Procedure

Memory controller initiates leveling mode of all DRAMs by setting bit 7 of MR1 to 1. Since the controller levelizes rank at a time, the output of other rank must be disabled by setting MR1 bit A12 to 1. Controller may assert ODT after tMOD, time at which DRAM is ready to accept the ODT signal.

Controller may drive DQS low and /DQS high after a delay of tWLDQSEN, at which time DRAM has applied on-die termination on these signals. After tWLMRD, controller provides a single DQS, /DQS edge which is used by the DRAM to sample CK driven from controller. tWLMRD timing is controller dependent.

DRAM samples CK status with rising edge of DQS and provides feedback on all the DQ bits asynchronously after tWLO timing. There is a DQ output uncertainty of tWLOE defined to allow mismatch on DQ bits; there are no read strobes (DQS, /DQS) needed for these DQs. Controller samples incoming DQ and decides to increment or decrement DQS delay setting and launches the next DQS, /DQS pulse after some time, which is controller dependent.

Once a 0 to 1 transition is detected, the controller locks DQS delay setting and write leveling is achieved for the device. The below figure describes detailed timing diagram for overall procedure and the timing parameters are shown in below figure.



Notes:1. DDR3 SDRAM drives leveling feedback on all DQs.

- 2. MRS: Load MR1 to enter write leveling mode.
- 3. NOP: NOP or deselec
- diff\_DQS is the differential data strobe (DQS, /DQS). Timing reference points are the zero crossing. DQS is shown with solid line, /DQS is shown with dotted line.
- 5. CK, /CK: CK is shown with solid dark line, where as /CK is drawn with dotted line.
- DQS needs to fulfill minimum pulse width requirements tDQSH (min.) and tDQSL (min.) as defined for regular writes; the max pulse width is system dependent.


# **Timing Details Write Leveling Sequence**



### Write Leveling Mode Exit

The following sequence describes how the write leveling mode should be exited:

- 1. After the last rising strobe edge(see T111), stop driving the strobe signals (see ~T128). Note: From now on, DQ pins are in undefined driving mode, and will remain undefined, until tMOD after the respective MR command (T145).
- 2. Drive ODT pin low (tIS must be satisfied) and continue registering low (see T128).
- 3. After the RTT is switched off: disable Write Level Mode via MR command (see T132).
- 4. After tMOD is satisfied (T145), any valid commands may be registered. (MR commands may already be issued after tMRD (T136).



**Timing Details Write Leveling Exit** 



### **Extended Temperature Usage (MR2)**

#### [Mode Register Description]

Field	Bits	Description	Description
ASR	A6	0 Manual SR Reference (SRT) 1 ASR enable (Optional)	Auto self-refresh (ASR) (Optional) when enabled, DDR3 SDRAM automatically provides self-refresh power management functions for all supported operating temperature values. If not enabled, the SRT bit must be programmed to indicate TC during subsequent self-refresh operation
SRT	A7	<ul> <li>Normal operating temperature range</li> <li>Extended operating temperature range</li> </ul>	Self-Refresh Temperature (SRT) Range If ASR = 0, the SRT bit must be programmed to indicate TC during subsequent self-refresh operation If ASR = 1, SRT bit must be set to 0

### Partial Array Self-Refresh (PASR)

Optional in DDR3 SDRAM: Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM devices support the following options or requirements referred to in this material. If PASR (Partial Array Self-Refresh) is enabled, data located in areas of the array beyond the specified address range shown in figure of MR2 programming will be lost if Self-Refresh is entered. Data integrity will be maintained if tREFI conditions are met and no Self-Refresh command is issued.

### /CAS Write Latency (CWL)

The /CAS Write Latency is defined by MR2 bits [A3, A5], as shown in figure of MR2 programming. /CAS Write Latency is the delay, in clock cycles, between the internal Write command and the availability of the first bit of input data. DDR3 SDRAM does not support any half-clock latencies. The overall Write Latency (WL) is defined as Additive Latency (AL) + /CAS Write Latency (CWL); WL = AL + CWL. For more information on the sup-ported CWL and AL settings based on the operating clock frequency, refer to "Standard Speed Bins". For detailed Write operation refer to "WRITE Operation".

## Auto Self-Refresh Mode - ASR Mode (optional)

DDR3 SDRAM provides an Auto Self-Refresh mode (ASR) for application ease. ASR mode is enabled by setting MR2 bit A6 = 1 and MR2 bit A7 = 0. The DRAM will manage self-refresh entry in either the Normal or Extended (optional) Temperature Ranges. In this mode, the DRAM will also manage self-refresh power consumption when the DRAM operating temperature changes, lower at low temperatures and higher at high temperatures.

If the ASR option is not supported by the DRAM, MR2 bit A6 must be set to 0.

If the ASR mode is not enabled (MR2 bit A6 = 0), the SRT bit (MR2 A7) must be manually programmed with the operating temperature range required during self-refresh operation.

Support of the ASR option does not automatically imply support of the Extended Temperature Range.

## Self- Refresh Temperature Range - SRT

If ASR = 0, the Self-Refresh Temperature (SRT) Range bit must be programmed to guarantee proper self-refresh operation. If SRT = 0, then the DRAM will set an appropriate refresh rate for self-refresh operation in the Normal Temperature Range. If SRT = 1 then the DRAM will set an appropriate, potentially different, refresh rate to allow self-refresh operation in either the Normal or Extended Temperature Ranges. The value of the SRT bit can effect self-refresh power consumption, please refer to the IDD table for details.

For parts that do not support the Extended Temperature Range, MR2 bit A7 must be set to 0 and the DRAM should not be operated outside the Normal Temperature Range.



# [Self-Refresh Mode Summary]

A6	A7	Self-refresh operation	Allowed operating temperature range for self-refresh mode
0	0	Self-refresh rate appropriate for the Normal Temperature Range	Normal (0°C to +85°C)
0	1	Self-refresh rate appropriate for either the Normal or Extended Temperature Ranges. The DRAM must support Extended Temperature Range. The value of the SRT bit can effect self-refresh power consumption, please refer to the Self- refresh Current for details.	Normal and Extended (0°C to +95°C)
1	0	ASR enabled (for devices supporting ASR and Normal Temperature Range). Self-refresh power consumption is temperature dependent	Normal (0°C to +85°C)
1	0	ASR enabled (for devices supporting ASR and Extended Temperature Range). Self-refresh power consumption is temperature dependent	Normal and Extended (0°C to +95°C)
1	1	Illegal	


# Dynamic ODT (Rtt\_WR)

DDR3 SDRAM introduces a new feature "Dynamic ODT". In certain application cases and to further enhance signal integrity on the data bus, it is desirable that the termination strength of the DDR3 SDRAM can be changed without issuing an MRS command. MR2 register locations A9 and A10 configure the Dynamic ODT settings. In write leveling mode, only RTT\_Nom is available. For details on Dynamic ODT operation, refer to "Dynamic ODT".



#### Multi Purpose Register (MR3)

The Multi Purpose Register (MPR) function is used to read out predefined system timing calibration bit sequence.



- Pre-defined data pattern can be loaded into Multi Purpose Register (MPR) and read out by external read command.
- MR3 bit A2 defines dataflow from normal memory core or MPR. Once the dataflow defined, the MPR contents can be continuously read out by regular READ or READ with Auto Precharge command.

### **Conceptual Block Diagram of Multi Purpose Register**

To enable the MPR, a Mode Register Set (MRS) command must be issued to MR3 register with bit A2 = 1. Prior to issuing the MRS command, all banks must be in the idle state (all banks precharged and tRP/tRPA met). Once the MPR is enabled, any subsequent READ or READA commands will be redirected to the multi purpose register. The resulting operation when a READ or READA command is issued is defined by MR3 bits [A1: A0] when the MPR is enabled. When the MPR is enabled, only READ or READA commands are allowed until a subsequent MRS command is issued with the MPR disabled (MR3 bit A2=0). Power-down mode, self-refresh, and any other non-READ/READA command are not allowed during MPR enable mode. The /RESET function is supported during MPR enable mode.

## [Functional Description of MR3 Bits for MPR]

Λ [1·Ω]

MR3

AZ	A [1.0]		
MPR	MPR-Loc	Function	Notes
0	Don't care (0 or 1)	Normal operation, no MPR transaction.  All subsequent reads will come from DRAM array.  All subsequent WRITEs will go to DRAM array.	
1	MR3 A [1:0]	Enable MPR mode, subsequent READ/READA commands defined by MR3 A [1:0] bits.	1

Note: 1. See Available Data Locations and Burst Order Bit Mapping for Multi Purpose Register table



- One bit wide logical interface via all DQ pins during READ operation
- Register Read on ×16:
  - DQL [0] and DQU [0] drive information from MPR.
  - DQL [7:1] and DQU [7:1] drive the same information as DQL [0].

Note: A standardization of which DQ is used by DDR3 SDRAM for MPR reads is strongly recommended to ensure functionality also for AMB2 on DDR3 FB-DIMM.

- Addressing during Multi Purpose Register reads for all MPR agents:
- BA [2:0]: don't care.
- A [1:0]: A [1:0] must be equal to '00'b. Data read burst order in nibble is fixed

For BL8, A [2] must be equal to 0. Burst order is fixed to [0,1,2,3,4,5,6,7] \*1 For Burst Chop 4 cases, the burst order is switched on nibble base

A [2] = 0, Burst order: 0,1,2,3 \* A [2] = 1, Burst order:  $4,5,6,7^{*1}$ 


- A [9:3]: don't care
- A10(AP): don't care
- A12(/BC): Selects burst chop mode on-the-fly, if enabled within MR0
- A11: don't care
- Regular interface functionality during register reads:
- Support two burst ordering which are switched with A2 and A [1:0] = 00.
- Support of read burst chop (MRS and on-the-fly via A12(/BC).
- All other address bits (remaining column address bits including A10, all bank address bits) will be ignored by the DDR3 SDRAM.
- Regular read latencies and AC timings apply.
- DLL must be locked prior to MPR Reads.

Note: Burst order bit 0 is assigned to LSB and burst order bit 7 is assigned to MSB of the selected MPR agent.



# **Functional Block Diagrams**

Figures below provide functional block diagrams for the multi purpose register.



Functional Block Diagram of Multi Purpose Register in ×16 DDR3 SDRAM



### **Register Address Table**

The table below provides an overview of the available data locations, how they are addressed by MR3 A [1:0] during a MR0 to MR3, and how their individual bits are mapped into the burst order bits during a multi purpose register read.

## [Available Data Locations and Burst Order Bit Mapping for Multi Purpose Register]

MR3 A [2]	MR3 A [1:0]	Function	Burst Length	Read Address A [2:0]	Burst Order and Data Pattern	Notes
		Read predefined pattern for system calibration	BL8	000	Burst order 0,1,2,3,4,5,6,7 Pre-defined pattern [0,1,0,1,0,1,0,1]	1
1	00		BC4	000	Burst order 0,1,2,3, Pre-defined pattern [0,1,0,1]	1
			BC4	100	Burst order 4,5,6,7 Pre-defined pattern [0,1,0,1]	1
		RFU	BL8	000	Burst order 0,1,2,3,4,5,6,7	1
1	01		BC4	000	Burst order 0,1,2,3	1
			BC4	100	Burst order 4,5,6,7	1
			BL8	000	Burst order 0,1,2,3,4,5,6,7	1
1	10	RFU	BC4	000	Burst order 0,1,2,3	1
			BC4	100	Burst order 4,5,6,7	1
			BL8	000	Burst order 0,1,2,3,4,5,6,7	1
1	11	RFU	BC4	000	Burst order 0,1,2,3,	1
			BC4	100	Burst order 4,5,6,7	1

Note: 1. Burst order bit 0 is assigned to LSB and burst order bit 7 is assigned to MSB of the selected MPR agent.

# **Relevant Timing Parameters**

The following AC timing parameters are important for operating the Multi Purpose Register: tRP, tMRD, tMOD and tMPRR.

Besides these timings, all other timing parameters needed for proper operation of the DDR3 SDRAM need to be observed.

## [MPR Recovery Time tMPRR]

Symbol	Description
tMPRR	Multi Purpose Register Recovery Time, defined between end of MPR read burst and MRS which reloads MPR or disables MPR function




#### **Protocol Examples**

### Protocol Example: Read Out Predetermined Read-Calibration Pattern

Multiple reads from Multi Purpose Register, in order to do system level read timing calibration based on predetermined and standardized pattern.


#### **Protocol Steps:**

- Precharge All
- · Wait until tRP is satisfied
- MRS MR3, op-code "A2 = 1 " and "A[1:0] = 00"
- Redirect all subsequent reads into the Multi Purpose Register, and load Pre-defined pattern into MPR.
- Wait until tMRD and tMOD are satisfied (Multi Purpose Register is then ready to be read). During the period MR3 A2 =1, no data write operation is allowed.
- Read:
- A [1:0] = '00' (Data burst order is fixed starting at nibble, always 00 here)
- A [2] = '0' (For BL8, burst order is fixed as 0,1,2,3,4,5,6,7)
- A12(/BC) = 1 (use regular burst length of 8)
- All other address pins (including BA [2:0] and A10(AP)): don't care.
- After RL = AL + CL, DRAM bursts out the predefined Read Calibration Pattern.
- Memory controller repeats these calibration reads until read data capture at memory controller is optimized.
- After end of last MPR read burst wait until tMPRR is satisfied.
- MRS MR3, op-code "A2 = 0" and "A[1:0] = valid data but value are don't care"
- All subsequent read and write accesses will be regular READs and WRITEs from/to the DRAM array.
- Wait until tMRD and tMOD are satisfied
- Continue with "regular" DRAM commands, like activate a memory bank for regular read or write access,




MPR Readout of Predefined Pattern, BL8 fixed Burst Order, Single Readout





MPR Readout of Predefined Pattern, BL8 Fixed Burst Order, Back-to-Back Readout




Notes:1. READ with BC4 either by MRS or OTF

- 2. Memory Control must drive 0 on A[1:0]
- 3. A[2] = 0 selects lower 4 nibble bits  $0 \dots 3$
- 4. A[2] = 1 selects upper 4 nibble bits 4 ... 7

MPR Readout Predefined Pattern, BC4, Lower Nibble Then Upper Nibble

VIH or VIL





Notes:1. READ with BC4 either by MRS or OTF

- 2. Memory Control must drive 0 on A[1:0]
- 3. A[2] = 0 selects lower 4 nibble bits 0 ... 3
- 4. A[2] = 1 selects upper 4 nibble bits 4 ... 7

MPR Readout of Predefined Pattern, BC4, Upper Nibble Then Lower Nibble



### Operation of the DDR3 SDRAM


### **Read Timing Definition**

Read timing is shown in the following Figure and is applied when the DLL is enabled and locked. Rising data strobe edge parameters:

- tDQSCK min/max describes the allowed range for a rising data strobe edge relative to CK, /CK.
- tDQSCK is the actual position of a rising strobe edge relative to CK, /CK.
- tQSH describes the DQS, /DQS differential output high time.
- tDQSQ describes the latest valid transition of the associated DQ pins.
- tQH describes the earliest invalid transition of the associated DQ pins.


## Falling data strobe edge parameters:

- tQSL describes the DQS, /DQS differential output low time.
- tDQSQ describes the latest valid transition of the associated DQ pins.
- tQH describes the earliest invalid transition of the associated DQ pins.





- CK, /CK crossing to DQS, /DQS crossing
- tDQSCK; rising edges only of CK and DQS
- tQSH; rising edges of DQS to falling edges of DQS
- tQSL; rising edges of / DQS to falling edges of /DQS
- tLZ (DQS), tHZ (DQS) for preamble/postamble (see tHZ (DQS), tLZ (DQS)



Notes: 1. Within a burst, rising strobe edge is not necessarily fixed to be always at tDQSCK (min.) or tDQSCK (max.). Instead, rising strobe edge can vary between tDQSCK (min.) and tDQSCK (max.).

 Notwithstanding note 1, a rising strobe edge with tDQSCK (max) at T (n) can not be immediately followed by a rising strobe edge with tDQSCK (min.) at T (n+1). This is because other timing relationships (tQSH, tQSL) exist:

if tDQSCK(n+1) < 0:


tDQSCK(n) < 1.0 tCK - (tQSHmin + tQSLmin) - | tDQSCK (n+1) |

- 3. The DQS, /DQS differential output high time is defined by tQSH and the DQS, /DQS differential output low time is defined by tQSL.
- Likewise, tLZ (DQS)min and tHZ (DQS)min are not tied to tDQSCKmin (early strobe case) and tLZ (DQS) max and tHZ (DQS) max are not tied to tDQSCKmax (late strobe case).
- 5. The minimum pulse width of read preamble is defined by tRPRE (min).
- 6. The maximum read postamble is bound by tDQSCK(min.) plus tQSH (min.) on the left side and tHZ(DQS)(max.) on the right side.
- 7. The minimum pulse width of read postamble is defined by tRPST (min.).
- 8. The maximum read preamble is bound by tLZ (DQS)(min.) on the left side and tDQSCK (max.) on the right side.

## DDR3 Clock to Data Strobe Relationship



- DQS, /DQS crossing to Data Output
- tDQSQ; both rising/falling edges of DQS, no tAC defined



Notes: 1. BL8, RL = 5(AL = 0, CL = 5).

VIH or VIL

- 2. Dout n = data-out from column n.
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by MR0 bit [A1, A0] = [0, 0] and A12 = 1 during READ command at T0.
- 5. Output timings are referenced to VDDQ/2, and DLL on for locking.
- 6. tDQSQ defines the skew between DQS, /DQS to data and does not define DQS, /DQS to clock.
- Early data transitions may not always happen at the same DQ.
   Data transitions of a DQ can vary(either early or late) within a busy.

### **DDR3 Data Strobe to Data Relationship**





### tLZ (DQS), tLZ (DQ), tHZ (DQS), tHZ (DQ) Notes

tHZ and tLZ transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level which specifies when the device output is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ). The figure below shows a method to calculate the point when device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as singled ended.

tLZ(DQS): CK-/CK rising crossing at RL - 1 tLZ(DQ): CK-/CK rising crossing at RL

tHZ(DQS), tHZ(DQ) with BL8: CK-/CK rising crossing at RL + 4nCK tHZ(DQS), tHZ(DQ) with BL4: CK-/CK rising crossing at RL + 2nCK






tLZ(DQS), tLZ(DQ) begin point =  $2 \times T1 - T2$ 

tHZ(DQS), tHZ(DQ) end point =  $2 \times T1 - T2$ 

**Method for Calculating Transitions and Endpoints** 

### tRPRE Calculation

The method for calculating differential pulse widths for tRPRE is shown as follows.




Method for Calculating tRPRE Transitions and Endpoint



# tRPST Calculation

The method for calculating differential pulse widths for tRPST is shown as follows.



Method for Calculating tRPST Transitions and Endpoint



#### **Read Operation**

During read or write command DDR3 will support BC4 and BL8 on the fly using address A12 during the READ or WRITE (auto precharge can be enabled or disabled).


- A12 = 0, BC4 (BC4 = burst chop, tCCD = 4)
- A12 = 1, BL8

A12 will be used only for burst length control, not a column address.

The Burst Read command is initiated by having /CS and /CAS low while holding /RAS and /WE high at the rising edge of the clock. The address inputs determine the starting column address for the burst. The delay from the start of the command to when the data from the first cell appears on the outputs is equal to the value of the read latency (RL). The data strobe output (DQS) is driven low 1 clock cycle before valid data (DQ) is driven onto the data bus.

The first bit of the burst is synchronized with the rising edge of the data strobe (DQS). Each subsequent data-out appears on the DQ pin in phase with the DQS signal in a source synchronous manner.


The RL is equal to an additive latency (AL) plus /CAS latency (CL). The CL is defined by the Mode Register 0 (MR0), similar to the existing SDR and DDR-I SDRAMs. The AL is defined by the Mode Register 1




Notes: 1. BL8, AL = 0, RL = 5, CL = 5

- 2. Dout n = data-out from column n.
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by MR0 bit [A1, A0] = [0, 0] or MR0 bit [A1, A0] = [0, 1] and A12 = 1 during READ command at T0.

**Burst Read Operation, RL = 5** 








Notes: 1. BL8, RL = 9, AL = (CL - 1), CL = 5

- 2. Dout n = data-out from column n.
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0 bit [A1, A0] = [0, 0] or MR0 bit [A1, A0] = [0, 1] and A12 = 1 during READ command at T0.

### **Burst Read Operation, RL = 9**




Notes: 1. BL8, RL = 5 (CL = 5, AL = 0).

- 2. Dout n (or b) = data-out from column n (or column b).
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by MR0 bit [A1, A0] = [0, 0] or MR0 bit [A1, A0] = [0, 1] and A12 = 1 during READ command at T0 and T4.

### Read (BL8) to Read (BL8)






Notes: 1. BL8, RL = 5 (CL = 5, AL = 0), tCCD = 5.

- 2. Dout n (or b) = data-out from column n (or column b).
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by MR0 bit [A1, A0] = [0, 0] or MR0 bit [A1, A0] = [0, 1] and A12 = 1 during READ command at T0 and T4.
- 5. DQS-/DQS is held logic low at T9.

## Nonconsecutive Read (BL8) to Read (BL8), tCCD = 5




Notes: 1. BC4, RL = 5 (CL = 5, AL = 0).

- 2. Dout n (or b) = data-out from column n (or column b).
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by MR0 bit [A1, A0] = [1, 0] or MR0 bit [A1, A0] = [0, 1] and A12 = 0 during READ command at T0 and T4.

# Read (BC4) to Read (BC4)






- 1. BL8, RL = 5 (CL = 5, AL = 0), WL = 5 (CWL = 5, AL = 0).

  - Dout n = data-out from column n, Din b= data-in from column b.
     NOP commands are shown for ease of illustration; other commands may be valid at these

4. BL8 setting activated by MR0 bit [A1, A0] = [0, 0] or MR0 bit [A1, A0] = [0, 1] and A12 = 1 during READ command at T0 and WRIT command T6.

# Read (BL8) to Write (BL8)




- Notes: 1. BC4, RL = 5 (CL = 5, AL = 0), WL = 5 (CWL = 5, AL = 0).

  - Dout n = data-out from column n, Din b= data-in from column b.
     NOP commands are shown for ease of illustration; other commands may be valid at these times.
     BC4 setting activated by MR0 bit [A1, A0] = [0, 1] and A12 = 0 during READ command at T0 and WRIT command T4.

# Read (BC4) to Write (BC4) OTF






Notes: 1. RL = 5 (CL = 5, AL = 0).

- 2. Dout n (or b) = data-out from column n (or column b).
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by MR0 bit [A1, A0] = [0, 1] and A12 = 0 during READ command at T4. BL8 setting activated by MR0 bit [A1, A0] = [0, 1] and A12 = 1 during READ command at T0.

# Read (BL8) to Read (BC4) OTF




Notes: 1. RL = 5 (CL = 5, AL = 0).

- 2. Dout n (or b) = data-out from column n (or column b).
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by MR0 bit [A1, A0] = [0, 1] and A12 = 0 during READ command at T0. BL8 setting activated by MR0 bit [A1, A0] = [0, 1] and A12 = 1 during READ command at T4.


## Read (BC4) Read (BL8) OTF





- Notes: 1. RL = 5 (CL = 5, AL = 0), WL = 5 (CWL = 5, AL = 0).
  - 2. Dout n = data-out from column n, Din b = data-in from column b.
  - 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
  - 4. BC4 setting activated by MR0 bit [A1, A0] = [0, 1] and A12 = 0 during RÉAD command at T0. BL8 setting activated by MR0 bit [A1, A0] = [0, 1] and A12 = 1 during WRIT command at T4.

## Read (BC4) to Write (BL8) OTF




- Notes: 1. RL = 5 (CL = 5, AL = 0), WL = 5 (CWL = 5, AL = 0).
  - 2. Dout n = data-out from column n, n Din b = data-in from column b.
  - 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
  - BL8 setting activated by MR0 bit [A1, A0] = [0, 1] and A12 = 1 during READ command at T0.

     BC4 setting activated by MR0 bit [A1, A0] = [0, 1] and A12 = 0 during WRIT command at T6.

# Read (BL8) to Write (BC4) OTF






Notes: 1. BL8, AL = 0, RL = 5, CL = 5

- 2. Dout n = data-out from column n.
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by MR0 bit [A1, A0] = [0, 0] or MR0 bit [A1, A0] = [0, 1] and A12 = 1 during READ command at T0.

# **Burst Read Precharge Operation, RL = 5**




Notes: 1. BL8, RL = 9, AL = (CL 1), CL =

- 2. Dout n = data-out from column n.
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0 bit [A1, A0] = [0, 0] or MR0 bit [A1, A0] = [0, 1] and A12 = 1 during READ command at T0.

## **Burst Read Precharge Operation, RL = 9**



# Write Timing Definition



1. BL8, WL = 5 (AL = 0, CWL = 5) Notes:

VIH or VIL


- Din n = data-in from column n.
- NOP commands are shown for ease of illustration; other commands may be valid at these times.
- BL8 setting activated by MR0 bit [A1, A0] = [0, 0] or MR0 bit [A1, A0] = [0, 1] and A12 = 1 during WRIT command at T0.
- tDQSS must be met at each rising clock edge.

## **Write Timing Definition**



### tWPRE Calculation


The method for calculating differential pulse widths for tWPRE is shown as follows.



Method for Calculating tWPRE Transitions and Endpoints

## tWPST Calculation

The method for calculating differential pulse widths for tWPST is shown as follows.



Method for Calculating tWPST Transitions and Endpoints




### **Write Operation**

During read or write command DDR3 will support BC4 and BL8 on the fly using address A12 during the READ or WRITE (auto precharge can be enabled or disabled).

- A12 = 0, BC4 (BC4 = burst chop, tCCD = 4)
- A12 = 1, BL8

A12 will be used only for burst length control, not a column address.

The Burst Write command is initiated by having /CS, /CAS and /WE low while holding /RAS high at the rising edge of the clock. The address inputs determine the starting column address. Write latency (WL) is equal to (AL + CWL). A data strobe signal (DQS) should be driven low (preamble) one clock prior to the WL. The first data bit of the burst cycle must be applied to the DQ pins at the first rising edge of the DQS following the preamble. The tDQSS specification must be satisfied for write cycles. The subsequent burst bit data are issued on successive edges of the DQS until the burst length of 4 is completed. When the burst has finished, any additional data supplied to the DQ pins will be ignored. The DQ Signal is ignored after the burst write operation is complete. The time from the completion of the burst write to bank precharge is the write recovery time (tWR).




Notes: 1. BL8, WL = 5 (AL = 0, CWL = 5)

- 2. Din n = data-in from column n.
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0 bit [A1, A0] = [0, 0] or MR0 bit [A1, A0] = [0, 1] and A12 = 1 during WRIT command at T0.

**Burst Write Operation, WL = 5** 






Notes: 1. BL8, WL = 9 (AL = (CL - 1), CL = 5, CWL = 5)

last write data shown at T7.


- 2. Din n = data-in from column n.
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by MR0 bit [A1, A0] = [0, 0] or MR0 bit [A1, A0] = [0, 1] and A12 = 1 during WRITcommand at T0.

# **Burst Write Operation, WL = 9**




Write (BC4) to Read (BC4) Operation






- 2. Din n = data-in from column n.
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by MR0 bit [A1, A0] = [1, 0] during WRIT command at T0.
- 5. The write recovery time (tWR) referenced from the first rising clock edge after the last write data shown at T7. tWR specifies the last burst write cycle until the precharge command can be issued to the same bank.

### Write (BC4) to Precharge Operation




### Write (BL8) to Write (BL8) OTF





- 2. Din n (or b) = data-in from column n (or column b).
- NOP commands are shown for ease of illustration; other commands may be valid at these times.
   BC4 setting activated by either MR0 bit [A1, A0] = [0, 1] and A12 = 0 during WRIT command at T0 and T4.


### Write (BC4) to Write (BC4) OTF



4. BL8 setting activated by MR0 bit [A1, A0] = [0, 0] or MR0 bit [A1, A0] = [0, 1] and A12 = 1 during WRIT command at T0. READ command at T13 can be either BC4 or BL8 depending on MR0 bit [A1, A0] and A12 status at T13.


### Write (BL8) to Read (BC4/BL8) OTF






- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by MR0 bit [A1, A0] = [0, 1] and A12 = 0 during WRIT command at T0. READ command at T13 can be either BC4 or BL8 depending on MR0 bit [A1, A0] and A12 status at T13

### Write (BC4) to Read (BC4/BL8) OTF



Write (BL8) to Write (BC4) OTF





Notes: 1. WL = 5 (CWL = 5, AL = 0)

- 2. Din n (or b) = data-in from column n (or column b).
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these
- times.

  4. BC4 setting activated by MR0 bit [A1, A0] = [0, 1] and A12 = 0 during WRIT command at T0. BL8 setting activated by MR0 bit [A1, A0] = [0, 1] and A12 = 1 during WRIT command at T4.

Write (BC4) to Write (BL8) OTF



#### **Write Timing Violations**

#### Motivation

Generally, if timing parameters are violated, a complete reset/initialization procedure has to be initiated to make sure the DRAM works properly.

However it is desirable for certain minor violations, that the DRAM is guaranteed not to "hang up" and error to be limited to that particular operation.

For the following it will be assumed that there are no timing violations w.r.t to the write command itself (including ODT etc.) and that it does satisfy all timing requirements not mentioned below.

### **Data Setup and Hold Violations**

Should the data to strobe timing requirements (tDS, tDH) be violated, for any of the strobe edges associated with a write burst, then wrong data might be written to the memory location addressed with this write command.


In the example (Figure Write Timing Parameters) the relevant strobe edges for write burst A are associated with the clock edges: T5, T5.5, T6, T6.5, T7, T7.5, T8, T8.5.

Subsequent reads from that location might result in unpredictable read data, however the DRAM will work properly otherwise.

#### Strobe to Strobe and Strobe to Clock Violations

Should the strobe timing requirements (tDQSH, tDQSL, tWPRE, tWPST) or the strobe to clock timing requirements (tDSS, tDSH tDQSS) be violated for any of the strobe edges associated with a write burst, then wrong data might be written to the memory location addressed with the offending write command. Subsequent reads from that location might result in unpredictable read data, however the DRAM will work properly otherwise.

In the example (Figure Write (BL8) to Write (BL8) OTF) the relevant strobe edges for write burst n are associated with the clock edges: T4, T4.5, T5, T5.5, T6, T6.5, T7, T7.5, T8, T8.5 and T9. Any timing requirements starting and ending on one of these strobe edges are T8, T8.5, T9, T9.5, T10, T10.5, T11, T11.5, T12, T12.5 and T13. Some edges are associated with both bursts.




**Write Timing Parameters** 




### Write Data Mask

One write data mask (DM) pin for each 8 data bits (DQ) will be supported on DDR3 SDRAMs, Consistent with the implementation on DDR-I SDRAMs. It has identical timings on write operations as the data bits, and though used in a uni-directional manner, is internally loaded identically to data bits to ensure matched system timing. DM is not used during read cycles.



**Data Mask Timing** 



Data Mask Function, WL = 5, AL = 0 shown



### **Precharge**

The precharge command is used to precharge or close a bank that has been activated. The precharge command is triggered when /CS, /RAS and /WE are low and /CAS is high at the rising edge of the clock. The precharge command can be used to precharge each bank independently or all banks simultaneously. Four address bits A10, BA0, BA1 and BA2 are used to define which bank to precharge when the command is issued.

### [Bank Selection for Precharge by Address Bits]

A10	BA0	BA1	BA2	Precharged Bank(s)
L	L	L	L	Bank 0 only
L	Н	L	L	Bank 1 only
L	L	Н	L	Bank 2 only
L	Н	Н	L	Bank 3 only
L	L	L	Н	Bank 4 only
L	Н	L	Н	Bank 5 only
L	L	Н	Н	Bank 6 only
L	Н	Н	Н	Bank 7 only
Н	X	Χ	Χ	All banks 0 to 7

Remark: H: VIH, L: VIL, X: VIH or VIL



#### **Auto Precharge Operation**

Before a new row in an active bank can be opened, the active bank must be precharged using either the precharge command or the auto precharge function. When a read or a write command is given to the DDR3 SDRAM, the /CAS timing accepts one extra address, column address A10, to allow the active bank to automatically begin precharge at the earliest possible moment during the burst read or write cycle. If A10 is low when the read or write Command is issued, then normal read or write burst operation is executed and the bank remains active at the completion of the burst sequence. If A10 is high when the Read or Write Command is issued, then the auto precharge function is engaged. During auto precharge, a read Command will execute as normal with the exception that the active bank will begin to precharge on the rising edge which is /CAS latency (CL) clock cycles before the end of the read burst. Auto precharge can also be implemented during Write commands. The precharge operation engaged by the Auto precharge command will not begin until the last data of the burst write sequence is properly stored in the memory

array.

This feature allows the precharge operation to be partially or completely hidden during burst read cycles (dependent upon /CAS latency) thus improving system performance for random data access. The /RAS lockout circuit internally delays the Precharge operation until the array restore operation has been completed so that the auto precharge

### **Burst Read with Auto Precharge**

command may be issued with any read or write command.

If A10 is high when a Read Command is issued, the Read with Auto precharge function is engaged. The DDR3 SDRAM starts an auto precharge operation on the rising edge which is (AL + tRTP) cycles later from the read with AP command when tRAS (min.) is satisfied. If tRAS (min.) is not satisfied at the edge, the start point of auto precharge operation will be delayed until tRAS (min.) is satisfied. A new bank active (command) may be issued to the same bank if the following two conditions are satisfied simultaneously.

- (1) The /RAS precharge time (tRP) has been satisfied from the clock at which the auto precharge begins.
- (2) The /RAS cycle time (tRC) from the previous bank activation has been satisfied.

#### **Burst Write with Auto precharge**

If A10 is high when a write command is issued, the Write with auto precharge function is engaged. The DDR3 SDRAM automatically begins precharge operation after the completion of the burst writes plus write recovery time (tWR). The bank-undergoing auto precharge from the completion of the write burst may be reactivated if the following two conditions are satisfied.


- (1) The data-in to bank activate delay time (tWR + tRP) has been satisfied.
- (2) The /RAS cycle time (tRC) from the previous bank activation has been satisfied.




#### Auto-Refresh

The refresh command (REF) is used during normal operation of the DDR3 SDRAMs. This command is non persistent, so it must be issued each time a refresh is required. The DDR3 SDRAM requires refresh cycles at an average periodic interval of tREFI. When /CS, /RAS and /CAS are held low and /WE high at the rising edge of the clock, the chip enters a refresh cycle. All banks of the SDRAM must be precharged and idle for a minimum of the precharge time tRP(min) before the refresh command can be applied. The refresh addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during a refresh command. An internal address counter supplies the addresses during the refresh cycle. No control of the external address bus is required once this cycle has started. When the refresh cycle has completed, all banks of the SDRAM will be in the precharged (idle) state. A delay between the refresh command and the next valid command, except NOP or DESL, must be greater than or equal to the minimum refresh cycle time tRFC(min) as shown in the following figure. Note that the tRFC timing parameter depends on memory density.


In general, a refresh command needs to be issued to the DDR3 SDRAM regularly every tREFI interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of 8 refresh commands can be postponed during operation of the DDR3 SDRAM, meaning that at no point in time more than a total of 8 refresh commands are allowed to be postponed. In case that 8 refresh commands are postponed in a row, the resulting maximum interval between the surrounding refresh commands is limited to 9 x tREFI. A maximum of 8 additional refresh commands can be issued in advance ("pulled in"), with each one reducing the number of regular refresh commands required later by one. Note that pulling in more than 8 refresh commands in advance does not further reduce the number of regular refresh commands required later, so that the resulting maximum interval between two surrounding refresh commands is limited to 9 x tREFI. At any given time, a maximum of 16 REF commands can be issued within 2 x tREFI. Self-refresh mode may be entered with a maximum of eight refresh commands being postponed. After exiting self-refresh mode with one or more refresh commands postponed, additional refresh commands may be postponed to the extent that the total number of postponed refresh commands (before and after the self-refresh) will never exceed eight. During self-refresh mode, the number of postponed or pulled-in REF commands does not change.



**Refresh Command Timing** 



### **Postponing Refresh Command**



**Pulling-in Refresh Command** 



#### Self-Refresh

The self-refresh command can be used to retain data in the DDR3 SDRAM, even if the rest of the system is powered down. When in the self-refresh mode, the DDR3 SDRAM retains data without external clocking. The DDR3 SDRAM device has a built-in timer to accommodate self-refresh operation. The self-refresh entry (SELF) command is defined by having /CS, /RAS, /CAS and CKE held low with /WE high at the rising edge of the clock.

Before issuing the self-refresh entry command, the DDR3 SDRAM must be idle with all bank precharge state with tRP satisfied. 'Idle state' is defined as all banks are closed (tRP, tDAL, etc. satisfied), no data bursts are in progress, CKE is high, and all timings from previous operations are satisfied (tMRD, tMOD, tRFC, tZQinit, tZQoper, tZQCS, etc.) Also, on-die termination must be turned off before issuing self-refresh entry command, by either registering ODT pin low "ODTL + 0.5tCK" prior to the self-refresh entry command or using MRS to MR1 command. Once the self-refresh entry command is registered, CKE must be held low to keep the device in self-refresh mode. During normal operation (DLL on), MR1 (A0 = 0), the DLL is automatically disabled upon entering self-refresh and is automatically enabled (including a DLL-Reset) upon exiting self-refresh.

When the DDR3 SDRAM has entered self-refresh mode all of the external control signals, except CKE and /RESET, are "don't care". For proper self-refresh operation, all power supply and reference pins (VDD, VDDQ, VSS, VSSQ, VREFCA and VREFDQ) must be at valid levels. VREFDQ supply may be turned OFF and VREFDQ may take any value between VSS and VDD during self-refresh operation, provided that VREFDQ is valid and stable prior to CKE going back high and that first write operation or first write leveling activity may not occur earlier than 512 nCK after exit from self-refresh. The DRAM initiates a minimum of one refresh command internally within tCKESR period once it enters self-refresh mode.

The clock is internally disabled during self-refresh operation to save power. The minimum time that the DDR3 SDRAM must remain in self-refresh mode is tCKESR. The user may change the external clock frequency or halt the external clock tCKSRE cycles after self-refresh entry is registered, however, the clock must be restarted and stable tCKSRX clock cycles before the device can exit self-refresh operation. To protect DRAM internal delay on CKE line to block the input signals, one NOP (or DESL) command is needed after self-refresh entry.


The procedure for exiting self-refresh requires a sequence of events. First, the clock must be stable prior to CKE going back high. Once a self-refresh exit command (SREX, combination of CKE going high and either NOP or DESL on command bus) is registered, a delay of at least tXS must be satisfied before a valid command not requiring a locked DLL can be issued to the device to allow for any internal refresh in progress.

Before a command that requires a locked DLL can be applied, a delay of at least tXSDLL must be satisfied. Depending on the system environment and the amount of time spent in self-refresh, ZQ calibration commands may be required to compensate for the voltage and temperature drift as described in ZQ Calibration section. To issue ZQ calibration commands, applicable timing requirements must be satisfied (See Figure ZQ Calibration).

CKE must remain high for the entire self-refresh exit period tXSDLL for proper operation except for self-refresh re-entry. Upon exit from self-refresh, the DDR3 SDRAM can be put back into self-refresh mode after waiting at least tXS period and issuing one refresh command (refresh period of tRFC). NOP or DESL commands must be registered on each positive clock edge during the self-refresh exit interval tXS. ODT must be turned off during tXSDLL.

The use of self-refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from self-refresh mode. Upon exit from self-refresh, the DDR3 SDRAM requires a minimum of one extra refresh command before it is put back into self-refresh mode.





- Notes: 1. Only NOP or DESL commands. 2. Valid commands not requiring a locked DLL.
  - Valid commands requiring a locked DLL.
     One NOP or DESL commands.

Self-Refresh Entry and Exit Timing



#### **Power-Down Mode**

Power-down is synchronously entered when CKE is registered low (along with NOP or DESL command). CKE is not allowed to go low while mode register set command, MPR operations, ZQCAL operations, DLL locking or read/write operation are in progress. CKE is allowed to go low while any of other operations such as row activation, precharge or auto precharge and refresh are in progress, but power-down IDD spec will not be applied until finishing those operations.

The DLL should be in a locked state when power-down is entered for fastest power-down exit timing. If the DLL is not locked during power-down entry, the DLL must be reset after exiting power-down mode for proper read operation and synchronous ODT operation. DRAM design provides all AC and DC timing and voltage specification as well proper DLL operation with any CKE intensive operations as long as DRAM controller complies with DRAM specifications.

During power-down, if all banks are closed after any in-progress commands are completed, the device will be in precharge power-down mode; if any bank is open after in-progress commands are completed, the device will be in active power-down mode.

Entering power-down deactivates the input and output buffers, excluding CK, /CK, ODT, CKE and /RESET. To protect DRAM internal delay on CKE line to block the input signals, multiple NOP or DESL commands are needed during the CKE switch off and cycle(s) after this timing period are defined as tCPDED. CKE\_low will result in deactivation of command and address receivers after tCPDED has expired.

#### [Power-Down Entry Definitions]


Status of DRAM	MR0 bit A12	DLL	PD Exit	Relevant Parameters
Active (A bank or more open)	Don't Care	On	Fast	tXP to any valid command
Precharged (All banks precharged)	0	Off	Slow	tXP to any valid command. Since it is in precharge state, commands here will be ACT, AR, MRS, PRE or PALL.
(All balls precharged)				tXPDLL to commands who need DLL to operate, such as READ, READA or ODT control line.
Precharged (All banks precharged)	1	On	Fast	tXP to any valid command

Also the DLL is disabled upon entering precharge power-down for slow exit mode, but the DLL is kept enabled during precharge power-down for fast exit mode or active power-down. In power-down mode, CKE low, RESET high and a stable clock signal must be maintained at the inputs of the DDR3 SDRAM, and ODT should be in a valid state but all other input signals are "Don't Care" (If RESET goes low during power-down, the DRAM will be out of PD mode and into reset state). CKE low must be maintained until tPD has been satisfied. Power-down duration is limited by 9 times tREFI of the device.


The power-down state is synchronously exited when CKE is registered high (along with a NOP or DESL command). CKE high must be maintained until tCKE has been satisfied. A valid, executable command can be applied with power-down exit latency, tXP and/or tXPDLL after CKE goes high. Power-down exit latency is defined at AC Characteristics table of this data sheet.



# Timing Diagrams for Proposed CKE with Power-Down Entry, Power-Down Exit




Power-Down Entry after Read and Read with Auto Precharge




**Power-Down Entry After Write with Auto Precharge** 






**Power-Down Entry after Write** 




Note: Valid command at T0 is ACT, NOP, DESL or precharge with still one bank remaining open after completion of precharge command.

### **Active Power-Down Entry and Exit Timing Diagram**




Precharge Power-Down (Fast Exit Mode) Entry and Exit






Precharge Power-Down (Slow Exit Mode) Entry and Exit




# **Refresh Command to Power-Down Entry**




**Active Command to Power-Down Entry** 





Precharge/Precharge All Command to Power-Down Entry



MRS Command to Power-Down Entry



Timing	<b>Values</b>	<b>tXXXPDEN</b>	<b>Parameters</b>
--------	---------------	-----------------	-------------------

Status of DRAM	Last Command before CKE_low	Parameter	Parameter Value	Unit
Idle or Active	Activate	tACTPDEN	1	nCK
Idle or Active	Precharge	tPRPDEN	1	nCK
Active	READ/READA	tRDPDEN	RL + 4 + 1	nCK
Active	WRIT for BL8MRS, BL8OTF, BC4OTF	tWRPDEN	WL + 4 + (tWR/tCK (avg)) *1	nCK
Active	WRIT for BC4MRS	tWRPDEN	WL + 2 + (tWR/tCK (avg))*1	nCK
Active	WRITA for BL8MRS, BL8OTF, BC4OTF	tWRAPDEN	WL + 4 + WR* <sup>2</sup> + 1	nCK
Active	WRITA for BC4MRS	tWRAPDEN	WL + 2 + WR* <sup>2</sup> + 1	nCK
Idle	Refresh	tREFPDEN	1	nCK
Idle	Mode Register Set	tMRSPDEN	tMOD	

Notes: 1. tWR is defined in ns, for calculation of tWRPDEN, it is necessary to round up tWR / tCK to next integer.

2. WR in clock cycles as programmed in mode register.


# **Power-Down Entry and Exit Clarification**

### Case 1:

When CKE registered low for power-down entry, tPD must be satisfied before CKE can be registered high for power-down exit.

### Case 1a:

After power-down exit, tCKE must be satisfied before CKE can be registered low again.



Power-Down Entry/Exit Clarifications (1)




#### Case 2:

For certain CKE intensive operations, for example, repeated "PD Exit - Refresh - PD Entry" sequence, the number of clock cycles between PD Exit and PD Entry may be insufficient to keep the DLL updated. Therefore the following conditions must be met in addition to tPD in order to maintain proper DRAM operation when Refresh commands is issued in between PD Exit and PD Entry.

Power-down mode can be used in conjunction with Refresh command if the following conditions are met:


- 1. tXP must be satisfied before issuing the command
- 2. tXPDLL must be satisfied (referenced to registration of PD exit) before next power-down can be entered.



Power-Down Entry/Exit Clarifications (2)

#### Case 3:

If an early PD Entry is issued after Refresh command, once PD Exit is issued, NOP or DESL with CKE high must be issued until tRFC from the refresh command is satisfied. This means CKE cannot be de-asserted twice within tRFC window.



Note: \* Synchronous ODT Timing starts at the end of tXPDLL (min.)

# Power-Down Entry/Exit Clarifications (3)




#### Input Clock Frequency Change during Precharge Power-Down

Once the DDR3 SDRAM is initialized, the DDR3 SDRAM requires the clock to be "stable" during almost all states of normal operation. This means once the clock frequency has been set and is to be in the "stable state", the clock period is not allowed to deviate except for what is allowed for by the clock jitter and SSC (Spread Spectrum Clocking) specifications.

The input clock frequency can be changed from one stable clock rate to another stable clock rate under two conditions: (1) self-refresh mode and (2) precharge power-down mode. Outside of these two modes, it is illegal to change the clock frequency. For the first condition, once the DDR3 SDRAM has been successfully placed in to Self-Refresh mode and tCKSRE has been satisfied, the state of the clock becomes a don't care. Once a don't care, changing the clock frequency is permissible, provided the new clock frequency is stable prior to tCKSRX. When entering and exiting Self-Refresh mode for the sole purpose of changing the clock frequency, the self-refresh entry and exit specifications must still be met as outlined in Self-Refresh section.

The second condition is when the DDR3 SDRAM is in Precharge Power-down mode (either fast exit mode or slow exit mode.) ODT must be at a logic low ensuring RTT is in an off state prior to entering Precharge Power-down mode and CKE must be at a logic low. A minimum of tCKSRE must occur after CKE goes low before the clock frequency may change. The DDR3 SDRAM input clock frequency is allowed to change only within the minimum and maximum operating frequency specified for the particular speed grade. During the input clock frequency change, ODT and CKE must be held at stable low levels. Once the input clock frequency is changed, stable new clocks must be provided to the DRAM tCKSRX before Precharge Power-down may be exited; after Precharge Power-down is exited and tXP has expired, the DLL must be RESET via MRS. Depending on the new clock frequency additional MRS commands may need to be issued to appropriately set the WR, CL, and CWL with CKE continuously registered high. During DLL relock period, ODT must remain low. After the DLL lock time, the DRAM is ready to operate with new clock frequency. This process is depicted in the figure Clock Frequency Change in Precharge Power-Down Mode.



Notes: 1. Applicable for both slow exit and fast exit precharge power-down.

- tCKSRE and tCKSRX are self-refresh mode specifications but the values they represent are applicable here.
- tAOFPD and tAOF must be satisfied and outputs high-z prior to T1; refer to ODT timing for exact requirements.

# Clock Frequency Change in Precharge Power-Down Mode




### **On-Die Termination (ODT)**

ODT (On-Die Termination) is a feature of the DDR3 SDRAM that allows the DRAM to turn on/off termination resistance for each DQ, DQS, /DQS and DM via the ODT control pin. For >< 16 configuration ODT is applied to each DQU, DQSU, /DQSU, DQSL, /DQSL, DMU and DML signal via the ODT control pin. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to independently turn on/off termination resistance for any or all DRAM devices.

The ODT feature is turned off and not supported in Self-Refresh mode.

A simple functional representation of the DRAM ODT feature is shown in figure Functional Representation of ODT.



**Functional Representation of ODT** 

The switch is enabled by the internal ODT control logic, which uses the external ODT pin and other control information, see below. The value of RTT is determined by the settings of mode register bits (see MR1 programming figure in the section Programming the Mode Register). The ODT pin will be ignored if the Mode Register MR1 is programmed to disable ODT and in self-refresh mode.

### **ODT Mode Register and ODT Truth Table**

The ODT Mode is enabled if either of MR1 bits A2 or A6 or A9 are non-zero. In this case the value of RTT is determined by the settings of those bits.

Application: Controller sends WRIT command together with ODT asserted.

- One possible application: The rank that is being written to provide termination.
- DRAM turns ON termination if it sees ODT asserted (except ODT is disabled by MR)
- DRAM does not use any write or read command decode information
- The Termination Truth Table is shown in the Termination Truth Table

### [Termination Truth Table]

ODT pin	DRAM Termination State
0	OFF
1	ON, (OFF, if disabled by MR1 bits A2, A6 and A9 in general)



#### **Synchronous ODT Mode**

Synchronous ODT mode is selected whenever the DLL is turned on and locked. Based on the power-down

definition, these modes are:

- Active mode
- Idle mode with CKE high
- Active power-down mode (regardless of MR0 bit A12)
- Precharge power-down mode if DLL is enabled during precharge power-down by MR0 bit A12.

In synchronous ODT mode, RTT will be turned on or off ODTLon clock cycles after ODT is sampled high by a rising clock edge and turned off ODTLoff clock cycles after ODT is registered low by a rising clock edge. The ODT latency is tied to the write latency (WL) by: ODTLon = WL - 2; ODTLoff = WL - 2.

### **ODT Latency and Posted ODT**

In Synchronous ODT mode, the Additive Latency (AL) programmed into the Mode Register (MR1) also applies to the ODT signal. The DRAM internal ODT signal is delayed for a number of clock cycles defined by the Additive Latency (AL) relative to the external ODT signal.

ODTLon = CWL + AL - 2; ODTLoff = CWL + AL - 2. For details, refer to DDR3 SDRAM latency definitions.

#### [ODT Latency Table]

Parameter	Symbol	Value	Unit
ODT turn-on Latency	ODTLon	WL-2 = CWL + AL-2	nCK
ODT turn-off Latency	ODTLoff	WL-2 = CWL + AL-2	nCK

### **Synchronous ODT Timing Parameters**


In synchronous ODT mode, the following timing parameters apply (see Synchronous ODT Timing Examples (1)): ODTLLow, ODTLLoff, tAON,(min.), (max.), tAOF,(min.),(max.) Minimum RTT turn-on time (tAON min) is the point in time when the device leaves high impedance and ODT resistance begins to turn on. Maximum RTT turn-on time (tAON max) is the point in time when the ODT resistance is fully on. Both are measured from ODTLon.

Minimum RTT turn-off time (tAOF min ) is the point in time when the device starts to turn-off the ODT resistance.


Maximum RTT turn-off time (tAOF max) is the point in time when the on-die termination has reached high impedance. Both are measured from ODTLoff.

When ODT is asserted, it must remain high until ODTH4 is satisfied. If a Write command is registered by the SDRAM with ODT high, then ODT must remain high until ODTH4 (BL4) or ODTH8 (BL8) after the Write command (see figure Synchronous ODT Timing Examples (2)). ODTH4 and ODTH8 are measured from ODT registered high to ODT registered low or from the registration of a Write command until ODT is registered low.





Synchronous ODT Timing Examples (1): AL=3, CWL = 5; ODTLon = AL + CWL - 2 = 6; ODTLoff = AL + CWL - 2 = 6



Synchronous ODT Timing Examples (2)\*: BC4, WL = 7

ODT must be held high for at least ODTH4 after assertion (T1); ODT must be kept high ODTH4 (BC4) or ODTH8 (BL8) after write command (T7). ODTH is measured from ODT first registered high to ODT first registered low, or from registration of write command with ODT high to ODT registered low. Note that although ODTH4 is satisfied from ODT registered high at T6 ODT must not go low before T11 as ODTH4 must also be satisfied from the registration of the write command at T7.




### **ODT during Reads**

As the DDR3 SDRAM cannot terminate and drive at the same time, RTT must be disabled at least half a clock cycle before the read preamble by driving the ODT pin low appropriately. RTT may nominally not be enabled until one clock cycle after the end of the post-amble as shown in the example in the figure below.

Note that ODT may be disabled earlier before the Read and enabled later after the Read than shown in this example in the figure below.

ODT must be disabled externally during Reads by driving ODT low.

(example: CL = 6; AL = CL - 1 = 5; RL = AL + CL = 11; CWL = 5; ODTLon = CWL + AL -2 = 8; ODTLoff = CWL + AL - 2 = 8)



**Example of ODT during Reads** 



### **Dynamic ODT**

In certain application cases and to further enhance signal integrity on the data bus, it is desirable that the termination strength of the DDR3 SDRAM can be changed without issuing an MRS command. This requirement is supported by the "Dynamic ODT" feature as described as follows:

### **Functional Description:**

The Dynamic ODT mode is enabled if bit A9 or A10 of MR2 is set to '1'. The function and is described as follows:

- Two RTT values are available: RTT\_Nom and RTT\_WR.
- The value for RTT\_Nom is pre-selected via bits A[9,6,2] in MR1
- The value for RTT\_WR is pre-selected via bits A[10,9] in MR2
- During operation without write commands, the termination is controlled as follows:
- Nominal termination strength RTT\_Nom is selected.
- Termination on/off timing is controlled via ODT pin and latencies ODTLon and ODTLoff.
- When a write command (WRIT, WRITA, WRS4, WRS8, WRAS4, WRAS8) is registered, and if Dynamic ODT is enabled, the termination is controlled as follows:
- A latency ODTLcnw after the write command, termination strength RTT\_WR is selected.
- A latency ODTLcwn8 (for BL8, fixed by MRS or selected OTF) or ODTLcwn4 (for BC4, fixed by MRS or selected OTF) after the write command, termination strength RTT\_Nom is selected.
- Termination on/off timing is controlled via ODT pin and ODTLon, ODTLoff.

Table Latencies and Timing Parameters Relevant for Dynamic ODT shows latencies and timing parameters, which are relevant for the on-die termination control in Dynamic ODT mode:

When ODT is asserted, it must remain high until ODTH4 is satisfied. If a write command is registered by the SDRAM with ODT high, then ODT must remain high until ODTH4 (BC4) or ODTH8 (BL8) after the write command (see the figure Synchronous ODT Timing Examples (2)). ODTH4 and ODTH8 are measured from ODT registered high to ODT registered low or from the registration of a write command until ODT is registered low.

### [Latencies and Timing Parameters Relevant for Dynamic ODT]

Parameter	Symbol	Defined from	Defined to	Defination for all DDR3 speed bins	Unit
ODT turn-on Latency	ODTLon	Registering external ODT signal high	Tuning termination on	ODTLon=WL-2	nCK
ODT turn-off Latency	ODTLoff	Registering external ODT signal low	Tuning termination off	ODTLoff=WL-2	nCK
ODT latency for changing from RTT_Nom to RTT_WR	ODTLcnw	Registering external write command	Change RTT strength from RTT_Nom to RTT_WR	ODTLcnw=WL-2	nCK
ODT latency for changing from RTT_WR to RTT_Nom (BC4)	ODTLcnw4	Registering external write command	Change RTT strength from RTT_WR to RTT_Nom	ODTLcnw4= 4 + ODTLoff	nCK
ODT latency for changing from RTT_WR to RTT_Nom (BL8)	ODTLcnw8	Registering external write command	Change RTT strength from RTT_WR to RTT_Nom	ODTLcnw8= 6 + ODTLoff	nCK
Minmum ODT high time after ODT assertion	ODTH4	Registering ODT high	ODT registered low	ODTH4(min.)=4	nCK
Minmum ODT high time after write (BC4)	ODTH4	Registering write with ODT high	ODT registered low	ODTH4(min.)=4	nCK
Minmum ODT high time after write (BL8)	ODTH8	Registering write with ODT high	ODT registered low	ODTH8(min.)=6	nCK
RTT change skew	tADC	ODTLcnw ODTLcwn	RTT valid	0.3 to 0.7	tCK(avg)



### Mode Register Settings for Dynamic ODT Mode:

The table Mode Register for RTT Selection shows the mode register bits to select RTT\_Nom and RTT\_WR values.


### [Mode Register for RTT Selection]

MR1					MR2			
A9	A6	A2	RTT Nom (RZQ)	$\begin{array}{c} RTT\_Nom \\ (\Omega) \end{array}$	A10	A9	RTT WR (RZQ)	RTT_WR* $^1$ ( $\Omega$ )
0	0	0	off	off	0	0	Dynamic ODT OFF: W affect RTT value	/rite does not
0	0	1	RZQ/4	60	0	1	RZQ/4	60
0	1	0	RZQ/2	120	1	0	RZQ/2	120
0	1	1	RZQ/6	40	1	1	Reserved	Reserved
1	0	0	RZQ/12*2	20	_	_	_	_
1	0	1	RZQ/8*2	30	_	_	_	_
1	1	0	Reserved	Reserved	_	_	_	_
1	1	1	Reserved	Reserved	_	_	_	_

Notes: 1. RZQ =  $240\Omega$ .

2. If RTT\_Nom is used during WRITEs, only the values RZQ/2, RZQ/4 and RZQ/6 are allowed.


# **ODT Timing Diagrams**



Dynamic ODT: Behavior with ODT Being Asserted Before and after the Write\*


Note: Example for BC4 (via MRS or OTF), AL = 0, CWL = 5. ODTH4 applies to first registering ODT high and to the registration of the write command. In this example ODTH4 would be satisfied if ODT is low at T8 (4 clocks after the write command).





Dynamic ODT\*: Behavior without Write Command; AL = 0, CWL = 5


Note: ODTH4 is defined from ODT registered high to ODT registered low, so in this example ODTH4 is satisfied; ODT registered low at T5 would also be legal.



Dynamic ODT\*: Behavior with ODT Pin Being Asserted Together with Write Command for Duration of 6 Clock Cycles


Note: Example for BL8 (via MRS or OTF), AL = 0, CWL = 5. In this example ODTH8 = 6 is exactly satisfied.





Dynamic ODT\*: Behavior with ODT Pin Being Asserted Together with Write Command for a Duration of 6 Clock Cycles, Example for BC4 (via MRS or OTF), AL = 0, CWL = 5.

Note: ODTH4 is defined from ODT registered high to ODT registered low, so in this example ODTH4 is satisfied; ODT registered low at T5 would also be legal.



Dynamic ODT\*: Behavior with ODT Pin Being Asserted Together with Write Command for Duration of 4 Clock Cycles

Note: Example for BC4 (via MRS or OTF), AL = 0, CWL = 5. In this example ODTH4 = 4 is exactly satisfied.



### **Asynchronous ODT Mode**

Asynchronous ODT mode is selected when DRAM runs in DLL-on mode, but DLL is temporarily disabled (i.e. frozen) in precharge power-down (by MR0 bit A12).


Precharge power-down mode if DLL is disabled during precharge power-down by MR0 bit A12.

In asynchronous ODT timing mode, internal ODT command is not delayed by Additive Latency (AL) relative to the external ODT command.

In asynchronous ODT mode, the following timing parameters apply (see figure Asynchronous ODT Timings): tAONPD (min.), (max.), tAOFPD (min.), (max.)

Minimum RTT turn-on time (tAONPD (min.)) is the point in time when the device termination circuit leaves high impedance state and ODT resistance begins to turn on. Maximum RTT turn-on time (tAONPD (max.)) is the point in time when the ODT resistance is fully on. tAONPD (min.) and tAONPD (max.) are measured from ODT being sampled high.

Minimum RTT turn-off time (tAOFPD (min.)) is the point in time when the devices termination circuit starts to turn off the ODT resistance. Maximum ODT turn-off time (tAOFPD (max.)) is the point in time when the on-die termination has reached high impedance. tAOFPD (min.) and tAOFPD (max.) are measured from ODT being sampled low.



Asynchronous ODT Timings on DDR3 SDRAM with Fast ODT Transition: AL is Ignored

In precharge power-down, ODT receiver remains active, however no read or write command can be issued, as the respective address/command receivers may be disabled.

#### [Asynchronous ODT Timing Parameters for All Speed Bins]

Symbol	Parameters	min.	max.	Unit
tAONPD	Asynchronous RTT turn-on delay (power-down with DLL frozen)	2	8.5	ns
tAOFPD	Asynchronous RTT turn-off delay (power-down with DLL frozen)	2	8.5	ns

# [ODT for Power-Down (with DLL Frozen) Entry and Exit Transition Period]

Description	min.	max.
ODT to RTT turn-on delay	min {ODTLon $\times$ tCK + tAON(min.);	$max \{ODTLon \times tCK + tAON(max.);$
	tAONPD(min.) }	tAONPD(max.) }
	min { $(WL - 2) \times tCK + tAON(min.)$ ;	$max \{(WL - 2) > tCK + tAON(max.);$
	tAONPD(min.) }	tAONPD(max.) }
ODT to RTT turn-off delay	min { ODTLoff $\times$ tCK +tAOF(min.);	$max \{ ODTLoff \times tCK + tAOF(max.);$
ODI to KTT turn-on delay	tAOFPD(min.) }	tAOFPD(max.) }
	min { $(WL - 2) \times tCK + tAOF(min.)$ ;	$max \{(WL - 2) > tCK + tAOF(max.);$
	tAOFPD(min.) }	tAOFPD(max.) }
tANPD	WL	1




### Synchronous to Asynchronous ODT Mode Transition during Power-Down Entry

If DLL is selected to be frozen in precharge power-down mode by the setting of bit A12 in MR0 to 0 there is a transition period around power-down entry, where the DDR3 SDRAM may show either synchronous or asynchronous ODT behavior.

This transition period ends when CKE is first registered low and starts tANPD before that. If there is a Refresh command in progress while CKE goes low, then the transition period ends tRFC after the refresh command. tANPD is equal to (WL – 1) and is counted (backwards) from the clock cycle where CKE is first registered low.

ODT assertion during the transition period may result in an RTT change as early as the smaller of tAONPD(min.) and (ODTLon  $\times$  tCK + tAON(min.)) and as late as the larger of tAONPD(max.) and (ODTLon  $\times$  tCK + tAON(max.)). ODT de-assertion during the transition period may result in an RTT change as early as the smaller of tAOFPD(min.) and (ODTLoff  $\times$  tCK + tAOF(min.)) and as late as the larger of tAOFPD(max.) and (ODTLoff  $\times$  tCK + tAOF(max.)). Note that, if AL has a large value, the range where RTT is uncertain becomes quite large.

The figure below shows the three different cases: ODT\_A, synchronous behavior before tANPD; ODT\_B has a state change during the transition period; ODT\_C shows a state change after the transition period.



Synchronous to Asynchronous Transition During Precharge Power-Down (with DLL Frozen) Entry (AL = 0; CWL = 5; tANPD = WL - 1 = 4)




#### Asynchronous to Synchronous ODT Mode Transition during Power-Down Exit

If DLL is selected to be frozen in precharge power-down mode by the setting of bit A12 in MR0 to 0, there is also a transition period around power-down exit, where either synchronous or asynchronous response to a change in ODT must be expected from the DDR3 SDRAM.

This transition period starts tANPD before CKE is first registered high, and ends tXPDLL after CKE is first registered high. tANPD is equal to (WL-1) and is counted backward from the clock cycle where CKE is first registered high. ODT assertion during the transition period may result in an RTT change as early as the smaller of tAONPD(min.) and  $(ODTLon \times tCK + tAON(min.))$  and as late as the larger of tAONPD(max.) and  $(ODTLon \times tCK + tAON(max.))$ .

ODT de-assertion during the transition period may result in an RTT change as early as the smaller of tAOFPD(min.) and (ODTLoff  $\times$  tCK + tAOF(min.)) and as late as the larger of tAOFPD(max.) and (ODTLoff  $\times$  tCK + tAOF(max.)). See ODT for Power-Down (with DLL Frozen) Entry and Exit Transition Period table.

Note that, if AL has a large value, the range where RTT is uncertain becomes quite large. The figure below shows the three different cases: ODT\_C, asynchronous response before tANPD; ODT\_B has a state change of ODT during the transition period; ODT\_A shows a state change of ODT after the transition period with synchronous response.



Asynchronous to Synchronous Transition during Precharge Power-Down (with DLL Frozen) Exit (CL = 6; AL = CL - 1; CWL = 5; tANPD= WL - 1 = 9)




### Asynchronous to Synchronous ODT Mode during Short CKE high and Short CKE Low Periods

If the total time in precharge power-down state or idle state is very short, the transition periods for power-down entry and power-down exit may overlap. In this case the response of the DDR3 SDRAM RTT to a change in ODT state at the input may be synchronous OR asynchronous from the start of the power-down entry transition period to the end of the PD exit transition period (even if the entry period ends later than the exit period).

If the total time in idle state is very short, the transition periods for power-down exit and power-down entry may overlap. In this case the response of the DDR3 SDRAM RTT to a change in ODT state at the input may be synchronous OR asynchronous from the start of the power-down exit transition period to the end of the power-down entry transition period.

Note that in the bottom part of figure below it is assumed that there was no refresh command in progress when idle state was entered.



Transition Period for Short CKE Cycles with Entry and Exit Period Overlapping (AL = 0, WL = 5, tANPD = WL - 1 = 4)



#### **ZQ** Calibration

ZQ calibration command is used to calibrate DRAM RON and ODT values. DDR3 SDRAM needs longer time to calibrate RON and ODT at initialization and relatively smaller time to perform periodic calibrations.

ZQCL command is used to perform the initial calibration during power-up initialization sequence. This command may be issued at any time by the controller depending on the system environment. ZQCL command triggers the calibration engine inside the DRAM and once calibration is achieved the calibrated values are transferred from calibration engine to DRAM I/O which gets reflected as updated RON and ODT values.

The first ZQCL command issued after reset is allowed a timing period of tZQinit to perform the full calibration and the transfer of values. All other ZQCL commands except the first ZQCL command issued after RESET is allowed a timing period of tZQoper.

ZQCS command is used to perform periodic calibrations to account for voltage and temperature variations. A shorter timing window is provided to perform the calibration and transfer of values as defined by timing parameter tZQCS.

One ZQCS command can effectively correct a minimum of 0.5% (ZQCorrection) of RON and RTT impedance error within 64nCK for all speed bins assuming the maximum sensitivities specified in the 'Output Driver Voltage and Temperature Sensitivity' and 'ODT Voltage and Temperature Sensitivity' tables. The appropriate interval between ZQCS commands can be determined from these tables and other application-specific parameters. One method for calculating the interval between ZQCS commands, given the temperature (Tdriftrate) and voltage (Vdriftrate) drift rates that the SDRAM is subject to in the application, is illustrated. The interval could be defined by the following formula:

where TSens = max(dRTTdT, dRONdTM) and VSens = max(dRTTdV, dRONdVM) define the SDRAM temperature and voltage sensitivities.

For example, if TSens = 1.5%/°C, VSens = 0.15%/mV, Tdriftrate = 1°C/sec and Vdriftrate = 15mV/sec, then the interval between ZQCS commands is calculated as:


$$\frac{0.5}{(1.5 \times 1) + (0.15 \times 15)} = 0.133 \approx$$
128 ms

No other activities should be performed on the DRAM channel by the controller for the duration of tZQinit, tZQoper or tZQCS. The quiet time on the DRAM channel allows in accurate calibration of RON and ODT. Once DRAM calibration is achieved the DRAM should disable ZQ current consumption path to reduce power.

All banks must be precharged and tRP met before ZQCL or ZQCS commands are issued by the controller.

ZQ calibration commands can also be issued in parallel to DLL lock time when coming out of self-refresh. Upon self-refresh exit, DDR3 SDRAM will not perform an I/O calibration without an explicit ZQ calibration command. The earliest possible time for ZQ Calibration command (short or long) after self-refresh exit is tXS.

In systems that share the ZQ resistor between devices, the controller must not allow any overlap of tZQoper, tZQinit or tZQCS between the devices.



Notes: 1. CKE must be continuously registered high during the calibration procedure.

- 2. ODT must be disabled via ODT signal or MRS during calibration procedure.
- 3. All device connected to DQ bus should be High impedance during calibration.

### **ZQ** Calibration

#### **ZQ External Resistor Value and Tolerance**


DDR3 SDRAM has a 240 $\Omega$  ±1% tolerance external resistor connecting from the DDR3 SDRAM ZQ pin to ground. The resister can be used as single DRAM per resistor.




# **Package Drawing**

### 78-ball FBGA

Solder ball: Lead free (Sn-Ag-Cu)






Sumbal	MILLIMETERS				
Symbol	MIN.	NOM.	MAX.		
А			1.20		
A1	0.30	0.35	0.40		
A2	0.10	0.15	0.20		
D	8.90	9.00	9.10		
D1	6.	40 BS	С		
E	10.50	10.60	10.70		
E1	9.	60 BS	С		
Ф	0.40	0.45	0.50		
еD	0.80 BSC				
еE	0.80 BSC				
W 1	2.	00 BS	С		


Note: The pin 1 index and 3 corner marks at buttom side are No Connection.



### 96-ball FBGA


Solder ball: Lead free (Sn-Ag-Cu)





Curahal	MILLIMETERS				
Symbol	MIN.	NOM.	MAX.		
А			1.20		
A1	0.30	0.35	0.40		
A2	0.10 0.15		0.20		
D	8.90	9.00	9.10		
D1	6.	40 BS	С		
Е	13.40	13.50	13.60		
E1	12	2.00 B	SC		
b	0.40	0.45	0.50		
eD	0.80 BSC				
еE	0.80 BSC				
W 1	2.	00 BS	С		

Note: The pin 1 index and 3 corner marks at buttom side are No Connection.





# **Recommended Soldering Conditions**

Please consult with our sales offices for soldering conditions of the A3T4GF30ABF and A3T4GF40ABF.

# **Type of Surface Mount Device**

A3T4GF30ABF: 78-ball FBGA < Lead free (Sn-Ag-Cu) > A3T4GF40ABF: 96-ball FBGA < Lead free (Sn-Ag-Cu) >



# Important Notice:

Zentel products are not intended for medical implementation, airplane and transportation instrument, safety equipments, or any other applications for life support or where Zentel products failure could result in life loss, personal injury, or environment damage. Zentel customers who purchase Zentel products for use in such applications do so in their own risk and fully agree Zentel accepts no liability for any damage from this improper use.